

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module

Document Number: MD00866 Revision 1.12 February 3, 2016



Public. This publication contains proprietary information which is subject to change without notice and is supplied 'as is', without any warranty of any kind.

Template: nB1.02, Built with tags: ARCH FPU_PS FPU_PSandARCH MIPS32

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12 Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

Contents

Chapter 1: About This Book	
1.1: Typographical Conventions	12
1.1.1: Italic Text	
1.1.2: Bold Text	
1.1.3: Courier Text	
1.2: UNPREDICTABLE and UNDEFINED	13
1.2.1: UNPREDICTABLE	13
1.2.2: UNDEFINED	
1.2.3: UNSTABLE	
1.3: Special Symbols in Pseudocode Notation	
1.4: For More Information	17
Chapter 2: Guide to the Instruction Set	
2.1: Understanding the Instruction Fields	
2.1.1: Instruction Fields	19
2.1.2: Instruction Descriptive Name and Mnemonic	
2.1.3: Format Field	
2.1.4: Purpose Field	
2.1.5: Description Field	
2.1.6: Restrictions Field	
2.1.7: Operation Field	
2.1.8: Exceptions Field	
2.1.9: Programming Notes and Implementation Notes Fields	
2.2: Operation Section Notation and Functions	
2.2.1: Instruction Execution Ordering	
2.2.2: Pseudocode Functions	
2.3: Op and Function Subfield Notation	
2.4: FPU Instructions	
Chapter 3: The MIPS32® SIMD Architecture	
3.1: Overview	
3.2: MSA Software Detection	35
3.3: MSA Vector Registers	
3.3.1: Registers Layout	
3.3.2: Floating-Point Registers Mapping	
3.4: MSA Control Registers	39
3.4.1: MSA Implementation Register (MSAIR, MSA Control Register 0)	40
3.4.2: MSA Control and Status Register (MSACSR, MSA Control Register 1)	
3.4.3: MSA Access Register (MSAAccess, MSA Control Register 2)	45
3.4.4: MSA Save Register (MSASave, MSA Control Register 3)	
3.4.5: MSA Modify Register (MSAModify, MSA Control Register 4)	
3.4.6: MSA Request Register (MSARequest, MSA Control Register 5)	
3.4.7: MSA Map Register (MSAMap, MSA Control Register 6)	
3.4.8: MSA Unmap Register (MSAUnmap, MSA Control Register 7)	
3.5: Exceptions	49
3.5.1: Handling the MSA Disabled Exception	50
3.5.2: Handling the MSA Floating Point Exception	50

3.5.3: NaN Propagation	
3.5.4: Flush to Zero and Exception Signaling	
3.6: Instruction Syntax	
3.6.1: Vector Element Selection	
3.6.2: Load/Store Offsets	
3.6.3: Instruction Examples	
3.7: Instruction Encoding	
3.7.1: Data Format and Index Encoding	
3.7.2: Instruction Formats	
3.7.3: Instruction Bit Encoding	
Chapter 4: The MIPS32® SIMD Architecture Instruction Set	74
4.1: Instruction Set Descriptions	
4.1.1: Instruction Set Summary by Category	
4.1.2: Alphabetical List of Instructions.	
ADD_A.df	
ADDS A.df	
ADDS S.df	
ADDS U.df	
ADDV.df	
ADDVI.df	
AND.V	
ANDI.B	
ASUB S.df	
ASUB U.df	
AVE S.df	
AVE_U.df	
AVER S.df	
AVER_U.df	
BCLR.df	
BCLRI.df	
BINSL.df	
BINSLI.df	
BINSR.df	
BINSRI.df	
BMNZ V	
BMNZI B	107
BMZ V	108
BMZI.B	109
BNEG df	110
BNEGLdf	111
BNZ df	112
BNZ V	113
BSEL V	114
BSELLB	115
BSET df	116
BSETI df	117
B7 df	118
B7 V	110
CEQ df	120
CECMSA	123
CLE S df	

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

CLE U df	126
CLET 2 qt	127
	120
	101
	100
	132
	133
CLTI_U.dt	135
COPY_S.df	137
COPY_U.df	138
CTCMSA	139
DIV_S.df	141
DIV U.df	142
DOTP S.df	143
DOTP 11 df	145
DPAD S df	147
רו חתאפת II df	1/0
	143
	101
	153
FADD.df.	155
FCAF.dt	156
FCEQ.df	157
FCLASS.df	158
FCLE.df	159
FCLT.df	160
FCNE.df	161
FCOR.df	162
FCUEQ.df	163
FCULE.df.	164
FCULT.df	166
FCUN df	167
FCI INE df	168
	160
EEXDO df	170
	170
	170
	172
	173
	174
FFINT_U.dt	175
FFQL.df	176
FFQR.df	177
FILL.df	178
FLOG2.df.	179
FMADD.df	180
FMAX.df	181
FMAX A.df	182
FMIN.df	183
FMIN A df	184
FMSUB df	185
FMUL df	186
FRCP df	187
	107
	100
	109
	191

ESEO df	. 192
FSI F df	193
FSI T df	194
FSNE df	105
	106
	107
	100
	. 198
	. 199
	. 200
	. 202
	. 203
FSUNE.dt	. 204
FTINT_S.df	. 205
FTINT_U.df.	. 206
FTQ.df	. 207
FTRUNC_S.df	. 209
FTRUNC_U.df	. 210
HADD_S.df	. 211
HADD_U.df	. 212
HSUB S.df	. 213
HSUB U.df	. 214
IL VEV.df	.215
II VI df	217
	219
II VB df	221
INSERT df	223
INSVE df	224
	224
	. 220
	. 221
	. 220
	. 229
	. 231
MADDV.df	. 233
MAX_A.dt	. 234
MAX_S.df	. 236
MAX_U.df	. 238
MAXI_S.df	. 240
MAXI_U.df	. 242
MIN_A.df	. 244
MIN_S.df	. 246
MIN_U.df	. 248
MINI_S.df	. 250
MINI U.df	. 252
MOD S.df.	. 254
MOD ⁻ U.df	. 255
MOVEV	256
MSUB Q.df	. 257
MSUBR Q.df	259
MSUBV df	261
MUL O df	262
	262
	203
	. 200
	. 200

NLZC.df	
NOR.V	
NORI.B	
OR.V	
ORI.B.	
PCKEV.df	
PCKOD.df	
PCNT.df	
SAT S.df	
SAT U.df	
SHF.df	
SLD.df	
SLDI.df	
SLL.df	
SULdf	289
SPLAT.df	
SPLATI.df	291
SBA df	292
SBAI df	293
SBAB df	294
SBABI df	296
SBI df	298
SBLLdf	299
SBLB df	300
SBI BI df	302
ST df	304
SUBS S df	306
SUBS 11 df	308
SUBSUS 11 df	310
SUBSULL S df	312
SUBV df	314
SUBVLdf	315
VSHE df	316
VOR V	318
	310
andix A: Vactor Pagistors Partitioning	330
A 1. Vector Degisters Mapping	
A. I. VEULUI REYISLEIS MAPPILIY	
A.2. Saving/nestoning vector negisters on context Switch	
A.o. ne-allocating Physical Vector Registers	
endis D. Devision History	004
penalx b: Hevision History	

List of Figures

Figure 2.1: Example of Instruction Description	. 19
Figure 2.2: Example of Instruction Fields	. 20
Figure 2.3: Example of Instruction Descriptive Name and Mnemonic	. 20
Figure 2.4: Example of Instruction Format	. 20
Figure 2.5: Example of Instruction Purpose	. 21
Figure 2.6: Example of Instruction Description	. 21
Figure 2.7: Example of Instruction Restrictions	. 22
Figure 2.8: Example of Instruction Operation	. 22
Figure 2.9: Example of Instruction Exception	. 22
Figure 2.10: Example of Instruction Programming Notes	. 23
Figure 2.11: COP_LW Pseudocode Function	. 24
Figure 2.12: COP_LD Pseudocode Function	. 24
Figure 2.13: COP_SW Pseudocode Function	. 24
Figure 2.14: COP_SD Pseudocode Function	. 25
Figure 2.15: CoprocessorOperation Pseudocode Function	. 25
Figure 2.16: AddressTranslation Pseudocode Function	. 25
Figure 2.17: LoadMemory Pseudocode Function	. 26
Figure 2.18: StoreMemory Pseudocode Function	. 26
Figure 2.19: Prefetch Pseudocode Function	. 27
Figure 2.20: SyncOperation Pseudocode Function	. 28
Figure 2.21: ValueFPR Pseudocode Function	. 28
Figure 2.22: StoreFPR Pseudocode Function	. 29
Figure 2.23: CheckFPException Pseudocode Function	. 30
Figure 2.24: FPConditionCode Pseudocode Function	. 30
Figure 2.25: SetFPConditionCode Pseudocode Function	. 30
Figure 2.26: SignalException Pseudocode Function	. 31
Figure 2.27: SignalDebugBreakpointException Pseudocode Function	. 31
Figure 2.28: SignalDebugModeBreakpointException Pseudocode Function	. 31
Figure 2.29: NullifyCurrentInstruction PseudoCode Function	. 32
Figure 2.30: JumpDelaySlot Pseudocode Function	. 32
Figure 2.31: PolyMult Pseudocode Function	. 32
Figure 3-1: Config3 (CP0 Register 16, Select 3) MSA Implementation Present Bit	. 35
Figure 3-2: Config5 (CP0 Register 16, Select 5) MSA Enable Bit	. 35
Figure 3-3: MSA Vector Register Byte Elements	. 36
Figure 3-4: MSA Vector Register Haltword Elements	. 36
Figure 3-5: MSA Vector Register Word Elements	. 36
Figure 3-6: MSA Vector Register Doubleword Elements	. 36
Figure 3-7: MSA Vector Register as 2-Row Byte Array	. 37
Figure 3-8: MSA Vector Register as 4-Row Byte Array	. 37
Figure 3-9: MSA Vector Register as 8-Row Byte Array	. 37
Figure 3-10: FPU word write Effect on the MSA Vector Register (Status _{FR} set)	. 39
Figure 3-11: FPU Doubleword Write Effect on the MSA Vector Register (Status _{FR} set)	. 39
Figure 3-12: FPU High Word Write Effect on the MSA Vector Register (Status _{FR} set)	. 39
Figure 3-13: MSAIK Register Format	. 40
Figure 3-14: MSAIR Register Field Descriptions	. 41
Figure 3-15: MSAUSH Register Format.	. 41
Figure 3-16: MSACSR Register Field Descriptions	. 42

Figure 3-	B-17: MSAAccess Register Format	46
Figure 3-	B-18: MSASave Register Format	46
Figure 3-	B-19: MSAModify Register Format	47
Figure 3-	B-20: MSARequest Register Format	47
Figure 3-	B-21: MSAMap Register Format	48
Figure 3-	B-22: MSAMap Register Field Descriptions	48
Figure 3-	3-23: MSAUnmap Register Format	48
Figure 3-	3-24: MSAUnmap Register Field Descriptions	49
Figure 3-	B-25: Output Format for Faulting Elements when NX is set	50
Figure 3.	3.26: MSACSRCause Update Pseudocode	52
Figure 3.	3.27: MSACSRFlags Update and Exception Signaling Pseudocode	53
Figure 3	B-28: Source Vector \$w1 Values	56
Figure 3	B-29: Source Vector \$w2 Values	56
Figure 3	B-30: Source GPR \$2 Value	56
Figure 3-	B-31: Destination Vector \$w5 Value for ADDV.W Instruction	56
Figure 3-	B-35: Destination Vector \$w9 Value for DOTP_S Instruction	57
Figure 3-	B-32: Destination Vector \$w6 Value for FILL.W Instruction	57
Figure 3-	B-33: Destination Vector \$w7 Value for ADDVI.W Instruction	57
Figure 3-	B-34: Destination Vector \$w8 Value for SPLAT.W Instruction	57
Figure 3-	B-36: 18 Instruction Format	60
Figure 3-	B-37: I5 Instruction Format	60
Figure 3-	B-38: BIT Instruction Format	60
Figure 3	B-39: I10 Instruction Format	60
Figure 3-	-40: 3R Instruction Format	60
Figure 3	B-41: ELM Instruction Format	61
Figure 3	-42: 3RF Instruction Format	61
Figure 3	8-43: VEC Instruction Format	61
Figure 3-	B-44: MI10 Instruction Format	61
Figure 3-	-45: 2R Instruction Format	61
Figure 3	-46: 2RF Instruction Format	62
Figure 3	8-47: Branch Instruction Format	62
Figure 3	3.48: Sample Bit Encoding Table	63

List of Tables

Table 1.1: Symbols Used in Instruction Operation Statements	14
Table 2.1: AccessLength Specifications for Loads/Stores	27
Table 3.1: Word Vector Memory Representation	38
Table 3.2: MSA Control Registers	40
Table 3.3: Cause, Enable, and Flag Bit Definitions	44
Table 3.4: Rounding Modes Definitions	45
Table 3.5: MSA Exception Code (ExcCode) Values	50
Table 3.6: Default Values for Floating Point Exceptions	51
Table 3.7: Default NaN Encodings	52
Table 3.8: Data Format Abbreviations	55
Table 3.9: Valid Element Index Values	55
Table 3.10: Two-bit Data Format Field Encoding	58
Table 3.11: Halfword/Word Data Format Field Encoding	58
Table 3.12: Word/Doubleword Data Format Field Encoding	58
Table 3.13: Data Format and Element Index Field Encoding	58
Table 3.14: Data Format and Bit Index Field Encoding	58
Table 3.15: Symbols Used in the Instruction Encoding Tables	63
Table 3.16: MIPS32 Encoding of the Opcode Field	64
Table 3.17: MIPS32 COP1 Encoding of rs Field for MSA Branch Instructions	64
Table 3.18: Encoding of MIPS MSA Minor Opcode Field	65
Table 3.19: Encoding of Operation Field for MI10 Instruction Formats	65
Table 3.20: Encoding of Operation Field for I5 Instruction Format	66
Table 3.21: Encoding of Operation Field for I8 Instruction Format	67
Table 3.22: Encoding of Operation Field for VEC/2R/2RF Instruction Formats	67
Table 3.23: Encoding of Operation Field for 2R Instruction Formats	67
Table 3.24: Encoding of Operation Field for 2RF Instruction Formats	68
Table 3.25: Encoding of Operation Field for 3R Instruction Format	69
Table 3.26: Encoding of Operation Field for ELM Instruction Format	70
Table 3.27: Encoding of Operation Field for 3RF Instruction Format.	71
Table 3.28: Encoding of Operation Field for BIT Instruction Format	72
Table 4.1: MSA Integer Arithmetic Instructions	74
Table 4.2: MSA Bitwise Instructions	75
Table 4.3: MSA Floating-Point Arithmetic Instructions	76
Table 4.4: MSA Floating-Point Non Arithmetic Instructions	77
Table 4.5: MSA Floating-Point Compare Instructions	77
Table 4.6: MSA Floating-Point Conversion Instructions	78
Table 4.7: MSA Fixed-Point Instructions	78
Table 4.8: MSA Branch and Compare Instructions	78
Table 4.9: MSA Load/Store and Move Instructions	79
Table 4.10: MSA Element Permute Instructions	79
Table 4.11: Base Architecture Instructions	79
Table A.1: Physical-to-Thread Context Vector Register Mapping (Hardware Internal)	. 320
Table A.2: Updated Physical-to-Thread Context Vector Register Mapping (Hardware Internal)	. 321
Table A.3: Context Mapping Table (OS Internal)	. 321
Table A.4: Register Usage Table (OS Internal)	. 322
Table A.5: Updated Context Mapping Table (OS Internal)	. 322
Table A.6: Updated Register Usage Table (OS Internal)	. 323

Chapter 1

About This Book

The MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module comes as part of a multi-volume set.

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS32® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the microMIPS32[™] Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS32® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS32[™] instruction set
- Volume III describes the MIPS32[®] and microMIPS32[™] Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS[®] processor implementation
- Volume IV-a describes the MIPS16e[™] Application-Specific Extension to the MIPS32® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size.
- Volume IV-b describes the MDMXTM Application-Specific Extension to the MIPS64® Architecture and microMIPS64TM. It is not applicable to the MIPS32® document set nor the microMIPS32TM document set. With Release 5 of the Architecture, MDMX is deprecated. MDMX and MSA can not be implemented at the same time.
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architecture
- Volume IV-d describes the SmartMIPS®Application-Specific Extension to the MIPS32® Architecture and the microMIPS32TM Architecture.
- Volume IV-e describes the MIPS® DSP Module to the MIPS® Architecture
- Volume IV-f describes the MIPS® MT Module to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architecture
- Volume IV-i describes the MIPS® Virtualization Module to the MIPS® Architecture
- Volume IV-j describes the MIPS® SIMD Architecture Module to the MIPS® Architecture

1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and courier fonts in this book.

1.1.1 Italic Text

- is used for *emphasis*
- is used for *bits*, *fields*, *registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S*, *D*, and *PS*
- is used for the memory access types, such as *cached* and *uncached*

1.1.2 Bold Text

- represents a term that is being **defined**
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through 1
- is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

1.2.1 UNPREDICTABLE

UNPREDICTABLE results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

UNPREDICTABLE results or operations have several implementation restrictions:

- Implementations of operations generating **UNPREDICTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in another process

• UNPREDICTABLE operations must not halt or hang the processor

1.2.2 UNDEFINED

UNDEFINED operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

UNDEFINED operations or behavior has one implementation restriction:

• **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

1.2.3 UNSTABLE

UNSTABLE results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

UNSTABLE values have one implementation restriction:

• Implementations of operations generating **UNSTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in Table 1.1.

Symbol	Meaning		
←	Assignment		
=, ≠	Tests for equality and inequality		
	Bit string concatenation		
x ^y	A <i>y</i> -bit string formed by <i>y</i> copies of the single-bit value <i>x</i>		
b#n	A constant value <i>n</i> in base <i>b</i> . For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.		
Obn	A constant value <i>n</i> in base 2. For instance 0b100 represents the binary value 100 (decimal 4).		
Oxn	A constant value <i>n</i> in base 16. For instance 0x100 represents the hexadecimal value 100 (decimal 256).		
x _{yz}	Selection of bits y through z of bit string x. Little-endian bit notation (rightmost bit is 0) is used. If y is less than z, this expression is an empty (zero length) bit string.		
+, -	2's complement or floating point arithmetic: addition, subtraction		

 Table 1.1 Symbols Used in Instruction Operation Statements

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Symbol	Meaning
*, ∞	2's complement or floating point multiplication (both used for either)
div	2's complement integer division
mod	2's complement modulo
/	Floating point division
<	2's complement less-than comparison
>	2's complement greater-than comparison
≤	2's complement less-than or equal comparison
2	2's complement greater-than or equal comparison
nor	Bitwise logical NOR
xor	Bitwise logical XOR
and	Bitwise logical AND
or	Bitwise logical OR
not	Bitwise inversion
&&	Logical (non-Bitwise) AND
<<	Logical Shift left (shift in zeros at right-hand-side)
>>	Logical Shift right (shift in zeros at left-hand-side)
GPRLEN	The length in bits (32 or 64) of the CPU general-purpose registers
GPR[x]	CPU general-purpose register x. The content of $GPR[0]$ is always zero. In Release 2 of the Architecture, $GPR[x]$ is a short-hand notation for $SGPR[SRSCtl_{CSS}, x]$.
SGPR[s,x]	In Release 2 of the Architecture and subsequent releases, multiple copies of the CPU general-purpose registers may be implemented. $SGPR[s,x]$ refers to GPR set s, register x.
FPR[x]	Floating Point operand register x
FCC[CC]	Floating Point condition code CC. FCC[0] has the same value as COC[1].
FPR[x]	Floating Point (Coprocessor unit 1), general register <i>x</i>
CPR[z,x,s]	Coprocessor unit z , general register x , select s
CP2CPR[x]	Coprocessor unit 2, general register x
CCR[z,x]	Coprocessor unit <i>z</i> , control register <i>x</i>
CP2CCR[x]	Coprocessor unit 2, control register x
COC[z]	Coprocessor unit z condition signal
Xlat[x]	Translation of the MIPS16e GPR number x into the corresponding 32-bit GPR number
BigEndianMem	Endian mode as configured at chip reset (0 \rightarrow Little-Endian, 1 \rightarrow Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.
BigEndianCPU	The endianness for load and store instructions $(0 \rightarrow \text{Little-Endian}, 1 \rightarrow \text{Big-Endian})$. In User mode, this endianness may be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as $(SR_{RE} \text{ and User mode})$.

Table 1.1 Symbols Used in Instruction	Operation Statements ((Continued)
---------------------------------------	------------------------	-------------

Symbol			Meaning	
LLbit	Bit of virtual state used to specify operation for instructions that provide atomic read-modify-write. <i>LLbit</i> is set when a linked load occurs and is tested by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.			
I:, I+n:, I-n:	This occurs as a prefix to <i>Operation</i> description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to "execute." Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of I . Sometimes effects of an instruction appear to occur either earlier or later — that is, during the instruction time of another instruction. When this happens, the instruction operation is written in sections labeled with the instruction time, relative to the current instruction I , in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction has the portion of the instruction labelled I+1 appears to occur "at the same time" as the effect of pseudocode statements labeled I for the following instruction. Within one pseudocode sequence, the effects of the statements take place in order. However, between sequences of statements for different instructions that occur "at the same time," there is no defined order. Programs must not depend on a particular order of evaluation between such sections.			
PC	 The <i>Program Counter</i> value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to <i>PC</i> during an instruction time. If no value is assigned to <i>PC</i> during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16e instruction) or 4 before the next instruction time. A taken branch assigns the target address to the <i>PC</i> during the instruction time of the instruction in the branch delay slot. In the MIPS Architecture, the PC value is only visible indirectly, such as when the processor stores the restart address into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception. The PC value contains a full 32-bit address all of which are significant during a memory reference. 			
ISA Mode	In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architec- tures, the <i>ISA Mode</i> is a single-bit register that determines in which mode the processor is executing, as fol- lows:			
		Encoding	Meaning	
		0	The processor is executing 32-bit MIPS instructions	
		1	The processor is executing MIIPS16e or microMIPS instructions	
	In the MIPS Architecture, the ISA Mode value is only visible indirectly, such as when the processor stores a combined value of the upper bits of PC and the ISA Mode into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception.			e processor stores a or branch-and-link
PABITS	The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be $2^{\text{PABITS}} = 2^{36}$ bytes.			

Table 1.1 Symbols Used in Instruction (Operation Statements	(Continued)
---	-----------------------------	-------------

Symbol	Meaning
FP32RegistersMode	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32 Release 1, the FPU has 32 32-bit FPRs in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, (and option- ally in MIPS32 Release2 and MIPSr3) the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR.
	In MIPS32 Release 1 implementations, FP32RegistersMode is always a 0. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case FP32RegisterMode is computed from the FR bit in the <i>Status</i> register. If this bit is a 0, the processor operates as if it had 32 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. The value of FP32RegistersMode is computed from the FR bit in the <i>Status</i> register.
InstructionInBranchDe- laySlot	Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <i>dynamic</i> state of the instruction, not the <i>static</i> state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.
SignalException(excep- tion, argument)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function—the exception is signaled at the point of the call.

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: http://www.mips.com

For comments or questions on the MIPS32® Architecture or this document, send Email to support@mips.com.

Chapter 2

Guide to the Instruction Set

This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

2.1 Understanding the Instruction Fields

Figure 2.1 shows an example instruction. Following the figure are descriptions of the fields listed below:

- "Instruction Fields" on page 19
- "Instruction Descriptive Name and Mnemonic" on page 20
- "Format Field" on page 20
- "Purpose Field" on page 21
- "Description Field" on page 21
- "Restrictions Field" on page 21
- "Operation Field" on page 22
- "Exceptions Field" on page 22
- "Programming Notes and Implementation Notes Fields" on page 23

Instruction Mnemonic and Descriptive Name	Exan	ple Instr	uction Name				EXAMPLE
				EXAI	MPLE		
Instruction encoding	31	26	25 21	20 16	15 11	10 6	5 0
constant and variable field names and values	SPI 00	ECIAL 00000	0	rt	rd	0 00000	EXAMPLE 000000
		6	5	5	5	5	6
Architecture level at which		Formate					
Assembler format(s) for each		Purmaca	Example Inst	mation Name			MIF 552
Short description	-12	To execut	e an EXAMPL	E op.			
Symbolic description		Descript	ion: GPR [rd]	\leftarrow GPR[r]s	exampleop GF	PR[rt]	
Full description of instruction operation		-> This section describes the operation of the instruction in text, tables, and illustrations. It includes information that would be difficult to encode in the Operation section.					
Restrictions on instruction		Restricti	ons:				
		This section tion encode alignment tions.	on lists any rest ding fields such t, instruction scl	rictions for the as register spec heduling hazard	instruction. Thi cifiers, operand ls, and type of r	s can include va values, operand nemory access	lues of the instruc- l formats, address for addressed loca-
High-level language		Operatio	on:				
operation		<pre>/* This section describes the operation of an instruction in */ /* a high-level pseudo-language. It is precise in ways that */ /* the Description section is not, but is also missing */ /* information that is hard to express in pseudocode. */ temp ← GPR[rs] exampleop GPR[rt] GPR[rd] ← temp</pre>					
Exceptions that		Exceptio	ns:				
		A list of e	exceptions taker	by the instruct	ion		
Notes for programmers		Program	ming Notes:				
		Information instruction	on useful to pro n	grammers, but	not necessary to	o describe the op	peration of the
Notes for implementors		Impleme	entation Notes	5:			
		Like Prog	gramming Notes	s, except for pro	ocessor impleme	entors	
2.1.1 Instruction	. Field	ls					

Figure 2.1 Example of Instruction Description

Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in Figure 2.2). Constant values in a field are shown in binary below the symbolic or hexadecimal value.
- All variable fields are listed with the lowercase names used in the instruction description (*rs*, *rt*, and *rd* in Figure 2.2).
- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in Figure 2.2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

31	26 25 2	21 20 16	6 15 11	10 6	5 0
SPECIAL 000000	rs	rt	rd	0 00000	ADD 100000
6	5	5	5	5	6

Figure 2.2 Example of Instruction Fields

2.1.2 Instruction Descriptive Name and Mnemonic

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in Figure 2.3.

Figure 2.3 Example of Instruction Descriptive Name and Mnemonic



2.1.3 Format Field

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see C.cond.fmt). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

Figure 2.4	Example of	Instruction	Format
------------	------------	-------------	--------

Format:	ADD fd,rs,rt	MIPS32

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields. The architectural level at which the instruction was first defined, for example "MIPS32" is shown at the right side of the page.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fmt* field. For example, the ADD.fmt instruction lists both ADD.S and ADD.D.

The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see C.cond.fmt). These comments are not a part of the assembler format.

2.1.4 Purpose Field

The Purpose field gives a short description of the use of the instruction.

Figure 2.5 Example of Instruction Purpose

Purpose: Add Word

To add 32-bit integers. If an overflow occurs, then trap.

2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

Figure 2.6 Example of Instruction Description

Description: GPR [rd] ← GPR [rs] + GPR [rt]

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is placed into GPR *rd*.

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. "GPR rt" is CPU general-purpose register specified by the instruction field rt. "FPR fs" is the floating point operand register specified by the instruction field fs. "CP1 register fd" is the coprocessor 1 general register specified by the instruction field fd. "FCSR" is the floating point Control / Status register.

2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

- Valid values for instruction fields (for example, see floating point ADD.fmt)
- ALIGNMENT requirements for memory addresses (for example, see LW)
- Valid values of operands (for example, see ALNV.PS)
- Valid operand formats (for example, see floating point ADD.fmt)

- Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see MUL).
- Valid memory access types (for example, see LL/SC)

Figure 2.7 Exa	mple of Instruction	Restrictions
----------------	---------------------	--------------

Restrictions:		
None		

2.1.7 Operation Field

The *Operation* field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

Figure 2.8 Example of Instruction Operation

Operation:

```
\begin{array}{l} \mathsf{temp} \leftarrow (\mathsf{GPR}[\mathsf{rs}]_{31} | | \mathsf{GPR}[\mathsf{rs}]_{31..0}) + (\mathsf{GPR}[\mathsf{rt}]_{31} | | \mathsf{GPR}[\mathsf{rt}]_{31..0}) \\ \mathsf{if} \; \mathsf{temp}_{32} \neq \mathsf{temp}_{31} \; \mathsf{then} \\ & \mathsf{SignalException}(\mathsf{IntegerOverflow}) \\ \mathsf{else} \\ & \mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{temp} \\ \mathsf{endif} \end{array}
```

See 2.2 "Operation Section Notation and Functions" on page 23 for more information on the formal notation used here.

2.1.8 Exceptions Field

The *Exceptions* field lists the exceptions that can be caused by *Operation* of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill, and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

	Figure 2.9	Example of	Instruction	Exception
--	------------	------------	-------------	-----------

Exceptions:	
Integer Overflow	

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

2.1.9 Programming Notes and Implementation Notes Fields

The *Notes* sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

Figure 2.10 Example of Instruction Programming Notes

Programming Notes:

ADDU performs the same arithmetic operation but does not trap on overflow.

2.2 Operation Section Notation and Functions

In an instruction description, the *Operation* section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- "Instruction Execution Ordering" on page 23
- "Pseudocode Functions" on page 23

2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the *Operations* section are executed sequentially (except as constrained by conditional and loop constructs).

2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- "Coprocessor General Register Access Functions" on page 23
- "Memory Operation Functions" on page 25
- "Floating Point Functions" on page 28
- "Miscellaneous Functions" on page 31

2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.

COP_LW

The COP_LW function defines the action taken by coprocessor z when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of mem-word in coprocessor general register *rt*.

Figure 2.11 COP_LW Pseudocode Function

```
COP_LW (z, rt, memword)
    z: The coprocessor unit number
    rt: Coprocessor general register specifier
    memword: A 32-bit word value supplied to the coprocessor
    /* Coprocessor-dependent action */
endfunction COP LW
```

COP_LD

The COP_LD function defines the action taken by coprocessor z when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register *rt*.

Figure 2.12 COP_LD Pseudocode Function

```
COP_LD (z, rt, memdouble)
    z: The coprocessor unit number
    rt: Coprocessor general register specifier
    memdouble: 64-bit doubleword value supplied to the coprocessor.
    /* Coprocessor-dependent action */
endfunction COP LD
```

COP SW

The COP_SW function defines the action taken by coprocessor z to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register rt.

Figure 2.13 COP_SW Pseudocode Function

```
dataword ← COP_SW (z, rt)
z: The coprocessor unit number
rt: Coprocessor general register specifier
dataword: 32-bit word value
/* Coprocessor-dependent action */
```

endfunction COP_SW

COP_SD

The COP_SD function defines the action taken by coprocessor z to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order doubleword in coprocessor general register rt.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Figure 2.14 COP_SD Pseudocode Function

```
datadouble ← COP_SD (z, rt)
    z: The coprocessor unit number
    rt: Coprocessor general register specifier
    datadouble: 64-bit doubleword value
    /* Coprocessor-dependent action */
endfunction COP_SD
```

CoprocessorOperation

The CoprocessorOperation function performs the specified Coprocessor operation.

Figure 2.15 CoprocessorOperation Pseudocode Function

CoprocessorOperation (z, cop_fun) /* z: Coprocessor unit number */ /* cop_fun: Coprocessor function from function field of instruction */ /* Transmit the cop_fun value to coprocessor z */ endfunction CoprocessorOperation

2.2.2.2 Memory Operation Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the *Operation* pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the *AccessLength* field. The valid constant names and values are shown in Table 2.1. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the *AccessLength* and the two or three low-order bits of the address.

AddressTranslation

The AddressTranslation function translates a virtual address to a physical address and its cacheability and coherency attribute, describing the mechanism used to resolve the memory reference.

Given the virtual address *vAddr*, and whether the reference is to Instructions or Data (*IorD*), find the corresponding physical address (*pAddr*) and the cacheability and coherency attribute (*CCA*) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and *CCA* are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

Figure 2.16 AddressTranslation Pseudocode Function

(pAddr, CCA) ← AddressTranslation (vAddr, IorD, LorS)
 /* pAddr: physical address */
 /* CCA: Cacheability&Coherency Attribute,the method used to access caches*/

```
/* and memory and resolve the reference */
/* vAddr: virtual address */
/* IorD: Indicates whether access is for INSTRUCTION or DATA */
/* LorS: Indicates whether access is for LOAD or STORE */
/* See the address translation description for the appropriate MMU */
/* type in Volume III of this book for the exact translation mechanism */
```

endfunction AddressTranslation

LoadMemory

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cacheability and Coherency Attribute (*CCA*) and the access (*IorD*) to find the contents of *AccessLength* memory bytes, starting at physical location *pAddr*. The data is returned in a fixed-width naturally aligned memory element (*MemElem*). The low-order 2 (or 3) bits of the address and the *AccessLength* indicate which of the bytes within *MemElem* need to be passed to the processor. If the memory access type of the reference is *uncached*, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is *cached* but the data is not present in cache, an implementation-specific *size* and *alignment* block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

Figure 2.17 LoadMemory Pseudocode Function

```
MemElem ← LoadMemory (CCA, AccessLength, pAddr, vAddr, IorD)
   /* MemElem:
                Data is returned in a fixed width with a natural alignment. The */
   /*
                width is the same size as the CPU general-purpose register, */
   /*
                32 or 64 bits, aligned on a 32- or 64-bit boundary, */
   /*
                respectively. */
   /* CCA:
                Cacheability&CoherencyAttribute=method used to access caches */
   /*
                and memory and resolve the reference */
   /* AccessLength: Length, in bytes, of access */
   /* pAddr: physical address */
   /* vAddr:
                virtual address */
   /* IorD:
                Indicates whether access is for Instructions or Data */
```

endfunction LoadMemory

StoreMemory

The StoreMemory function stores a value to memory.

The specified data is stored into the physical location *pAddr* using the memory hierarchy (data caches and main memory) as specified by the Cacheability and Coherency Attribute (*CCA*). The *MemElem* contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicate which of the bytes within the *MemElem* data should be stored; only these bytes in memory will actually be changed.

Figure 2.18 StoreMemory Pseudocode Function

StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

```
/* CCA:
            Cacheability&Coherency Attribute, the method used to access */
/*
            caches and memory and resolve the reference. */
/* AccessLength: Length, in bytes, of access */
/* MemElem: Data in the width and alignment of a memory element. */
/* The width is the same size as the CPU general */
/*
            purpose register, either 4 or 8 bytes, */
/*
            aligned on a 4- or 8-byte boundary. For a */
/*
           partial-memory-element store, only the bytes that will be*/
           stored must be valid.*/
/*
/* pAddr: physical address */
/* vAddr: virtual address */
```

```
endfunction StoreMemory
```

Prefetch

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

Figure 2.19 Prefetch Pseudocode Function

```
Prefetch (CCA, pAddr, vAddr, DATA, hint)
```

```
/* CCA: Cacheability&Coherency Attribute, the method used to access */
/* caches and memory and resolve the reference. */
/* pAddr: physical address */
/* vAddr: virtual address */
/* DATA: Indicates that access is for DATA */
/* hint: hint that indicates the possible use of the data */
```

```
endfunction Prefetch
```

Table 2.1 lists the data access lengths and their labels for loads and stores.

AccessLength Name	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

Table 2.1 A	ccessLength	Specifications	for	Loads/Stores
-------------	-------------	----------------	-----	--------------

SyncOperation

The SyncOperation function orders loads and stores to synchronize shared memory.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

This action makes the effects of the synchronizable loads and stores indicated by *stype* occur in the same order for all processors.

Figure 2.20 SyncOperation Pseudocode Function

SyncOperation(stype)

/* stype: Type of load/store ordering to perform. */

```
/* Perform implementation-dependent operation to complete the */
```

/* required synchronization operation */

endfunction SyncOperation

2.2.2.3 Floating Point Functions

The pseudocode shown in below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

ValueFPR

The ValueFPR function returns a formatted value from the floating point registers.

Figure 2.21 ValueFPR Pseudocode Function

```
/* value: The formattted value from the FPR */
   /* fpr:
            The FPR number */
            The format of the data, one of: \star/
   /* fmt:
   /*
            S, D, W, L, PS, */
   /*
            OB, QH, */
   /*
            UNINTERPRETED WORD, */
   /*
            UNINTERPRETED DOUBLEWORD */
   /* The UNINTERPRETED values are used to indicate that the datatype */
   /* is not known as, for example, in SWC1 and SDC1 */
   case fmt of
      S, W, UNINTERPRETED WORD:
         valueFPR ← FPR[fpr]
      D, UNINTERPRETED DOUBLEWORD:
         if (FP32RegistersMode = 0)
            if (fpr_0 \neq 0) then
               else
               valueFPR \leftarrow FPR[fpr+1]<sub>31..0</sub> || FPR[fpr]<sub>31..0</sub>
            endif
         else
            valueFPR ← FPR[fpr]
         endif
      L, PS:
         if (FP32RegistersMode = 0) then
```

```
else
valueFPR ← FPR[fpr]
endif
DEFAULT:
valueFPR ← UNPREDICTABLE
endcase
```

endfunction ValueFPR

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

StoreFPR

Figure 2.22 StoreFPR Pseudocode Function

```
StoreFPR (fpr, fmt, value)
   /* fpr:
              The FPR number */
   /* fmt:
              The format of the data, one of: */
   /*
              S, D, W, L, PS, */
   /*
              OB, QH, */
   /*
              UNINTERPRETED WORD, */
   /*
              UNINTERPRETED DOUBLEWORD */
   /* value: The formattted value to be stored into the FPR */
   /* The UNINTERPRETED values are used to indicate that the datatype */
   /* is not known as, for example, in LWC1 and LDC1 */
   case fmt of
       S, W, UNINTERPRETED_WORD:
           FPR[fpr] \leftarrow value
       D, UNINTERPRETED DOUBLEWORD:
           if (FP32RegistersMode = 0)
               if (fpr_0 \neq 0) then
                  UNPREDICTABLE
               else
                  FPR[fpr] \leftarrow UNPREDICTABLE<sup>32</sup> || value<sub>31 0</sub>
                  FPR[fpr+1] \leftarrow UNPREDICTABLE^{32} \parallel value_{63...32}
               endif
           else
               FPR[fpr] \leftarrow value
           endif
       L, PS:
           if (FP32RegistersMode = 0) then
               UNPREDICTABLE
           else
               FPR[fpr] \leftarrow value
           endif
```

```
endcase
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

endfunction StoreFPR

The pseudocode shown below checks for an enabled floating point exception and conditionally signals the exception.

CheckFPException

Figure 2.23 CheckFPException Pseudocode Function

CheckFPException()

```
/* A floating point exception is signaled if the E bit of the Cause field is a 1 */
/* (Unimplemented Operations have no enable) or if any bit in the Cause field */
/* and the corresponding bit in the Enable field are both 1 */
if ( (FCSR<sub>17</sub> = 1) or
        ((FCSR<sub>16..12</sub> and FCSR<sub>11..7</sub>) ≠ 0)) ) then
        SignalException(FloatingPointException)
endif
```

endfunction CheckFPException

FPConditionCode

The FPConditionCode function returns the value of a specific floating point condition code.

Figure 2.24 FPConditionCode Pseudocode Function

```
tf ←FPConditionCode(cc)
```

```
/* tf: The value of the specified condition code */
/* cc: The Condition code number in the range 0..7 */
if cc = 0 then
    FPConditionCode \leftarrow FCSR<sub>23</sub>
else
    FPConditionCode \leftarrow FCSR<sub>24+cc</sub>
endif
```

endfunction FPConditionCode

SetFPConditionCode

The SetFPConditionCode function writes a new value to a specific floating point condition code.

Figure 2.25 SetFPConditionCode Pseudocode Function

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

2.2.2.4 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

SignalException

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.26 SignalException Pseudocode Function

```
SignalException(Exception, argument)
    /* Exception: The exception condition that exists. */
    /* argument: A exception-dependent argument, if any */
```

endfunction SignalException

SignalDebugBreakpointException

The SignalDebugBreakpointException function signals a condition that causes entry into Debug Mode from non-Debug Mode.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.27 SignalDebugBreakpointException Pseudocode Function

SignalDebugBreakpointException()

endfunction SignalDebugBreakpointException

SignalDebugModeBreakpointException

The SignalDebugModeBreakpointException function signals a condition that causes entry into Debug Mode from Debug Mode (i.e., an exception generated while already running in Debug Mode).

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.28 SignalDebugModeBreakpointException Pseudocode Function

SignalDebugModeBreakpointException()

endfunction SignalDebugModeBreakpointException

NullifyCurrentInstruction

The NullifyCurrentInstruction function nullifies the current instruction.

The instruction is aborted, inhibiting not only the functional effect of the instruction, but also inhibiting all exceptions detected during fetch, decode, or execution of the instruction in question. For branch-likely instructions, nullification kills the instruction in the delay slot of the branch likely instruction.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Figure 2.29 NullifyCurrentInstruction PseudoCode Function

```
NullifyCurrentInstruction()
```

endfunction NullifyCurrentInstruction

JumpDelaySlot

The JumpDelaySlot function is used in the pseudocode for the PC-relative instructions in the MIPS16e ASE. The function returns TRUE if the instruction at *vAddr* is executed in a jump delay slot. A jump delay slot always immediately follows a JR, JAL, JALR, or JALX instruction.

Figure 2.30 JumpDelaySlot Pseudocode Function

```
JumpDelaySlot(vAddr)
```

```
/* vAddr:Virtual address */
```

endfunction JumpDelaySlot

PolyMult

The PolyMult function multiplies two binary polynomial coefficients.

Figure 2.31 PolyMult Pseudocode Function

2.3 Op and Function Subfield Notation

In some instructions, the instruction subfields *op* and *function* can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction, *op*=COP1 and *function*=ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfields in an instruction format (such as *fs*, *ft*, *imme*-*diate*, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in upper-case.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, rs=base in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16e instructions.

See "Op and Function Subfield Notation" on page 32 for a description of the op and function subfields.

Chapter 3

The MIPS32® SIMD Architecture

The MIPS® SIMD Architecture (MSA) module adds new instructions to the industry-standard MIPS Release 5 ("R5") architecture that allow efficient parallel processing of vector operations. This functionality is of growing importance across a range of consumer electronics and enterprise applications.

In consumer electronics, while dedicated, non-programmable hardware aids the CPU and GPU by handling heavy-duty multimedia codecs, there is a recognized trend toward adding a software-programmable solution in the CPU to handle emerging applications or a small number of functions not covered by the dedicated hardware. In this way, SIMD can provide increased system flexibility, and the MSA is ideal for these applications.

However, the MSA is not just another multimedia SIMD extension. Rather than focusing on narrowly defined instructions that must have optimized code written manually in assembly language in order to be utilized, the MSA is designed to accelerate compute-intensive applications in conjunction with leveraging generic compiler support.

A wide range of applications – including data mining, feature extraction in video, image and video processing, human-computer interaction, and others – have some built-in data parallelism that lends itself well to SIMD. These compute-intensive software packages will not be written in assembly for any specific architecture, but rather in high-level languages using operations on vector data types.

The MSA module was implemented with strict adherence to RISC (Reduced Instruction Set Computer) design principles. From the beginning, MIPS architects designed the MSA with a carefully selected, simple SIMD instruction set that is not only programmer- and compiler-friendly, but also hardware-efficient in terms of speed, area, and power consumption. The simple instructions are also easy to support within high-level languages, enabling fast and simple development of new code, as well as leverage of existing code.

This chapter describes the purpose and key features of the MIPS32® SIMD Architecture (MSA).

3.1 Overview

The MSA complements the well-established MIPS architecture with a set of more than 150 new instructions operating on 32 vector registers of 8-, 16-, 32-, and 64-bit integer, 16-and 32-bit fixed- point, or 32- and 64-bit floating-point data elements. In the current release, MSA implements 128-bit wide vector registers shared with the 64-bit wide floating-point unit (FPU) registers.

In multi-threaded implementations, MSA allows for fewer than 32 physical vector registers per hardware thread context. The thread contexts have access to as many vector registers as needed, up to the full 32 vector registers set defined by the architecture. When the hardware runs out of physical vector registers, the OS re-schedules the running threads or processes to accommodate the pending requests. The actual mapping of the physical vector registers to the hardware thread contexts is managed by the hardware.

The MSA floating-point implementation is compliant with the IEEE Standard for Floating-Point Arithmetic 754TM-2008. All standard operations are provided for 32-bit and 64-bit floating-point data. 16-bit floating-point storage format is supported through conversion instructions to/from 32-bit floating-point data. In the case of a float-

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

ing-point exception, each faulting vector element is precisely identified without the need for software emulation for all vector elements.

For compare and branch, MSA uses no global condition flags: compare instructions write the results per vector element as all zero or all one bit values. Branch instructions test for zero or not zero element(s) or vector value.

MSA is built on the same principles pioneered by MIPS and its earlier MDMX (MIPS Digital Media eXtension): a simple, yet very efficient instruction set. The opcodes allocated to MDMX are reused for MSA, which means that MDMX is deprecated at the time of the release of MSA.

MSA requires a compliant implementation of the MIPS32 Architecture, Release 5 or later.

3.2 MSA Software Detection

The presence of MSA implementation is indicated by the *Config3* MSAP bit (CP0 Register 16, Select 3, bit 28) as shown in Figure 3-1. MSAP bit is fixed by the hardware implementation and is read-only for the software. The software may determine if the MSA is implemented by checking if the MSAP bit is set. Any attempt to execute MSA instructions must cause a Reserved Instruction Exception if the MSAP bit is not set.

Figure 3-1 Config3 (CP0 Register 16, Select 3) MSA Implementation Present Bit

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			MSAP																												

Config5 MSAEn bit (CP0 Register 16, Select 5, bit 27), shown in Figure 3-2, is used to enable the MSA instructions. Executing a MSA instruction when MSAEn bit is not set causes a MSA Disabled Exception, see Section 3.5.1 "Handling the MSA Disabled Exception". The reset state of the MSAEn bit is zero.

Figure 3-2 Config5 (CP0 Register 16, Select 5) MSA Enable Bit

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				MSAEn																											

3.3 MSA Vector Registers

The MSA operates on 32 128-bit wide vector registers. If both MSA and the scalar floating-point unit (FPU) are present, the 128-bit MSA vector registers extend and share the 64-bit FPU registers. MSA and FPU can not be both present, unless the FPU has 64-bit floating-point registers.

MSA vector register have four data formats: byte (8-bit), halfword (16-bit), word (32-bit), doubleword (64-bit). Corresponding to the associated data format, a vector register consists of a number of elements indexed from 0 to n,

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

where the least significant bit of the 0^{th} element is the vector register bit 0 and the most significant bit of the n^{th} element is the vector register bit 127.

When both FPU and MSA are present, the floating-point registers are mapped on the corresponding MSA vector registers as the 0th elements.

3.3.1 Registers Layout

Figure 3-3 through Figure 3-6 show the vector register layout for elements of all four data formats where [n] refers to the nth vector element and MSB and LSB stand for the element's Most Significant and Least Significant Byte.

Figure 3-3 MSA Vector Register Byte Elements

127 120	119 112	111 104	103 96	95 88	87 80	79 72	71 64	63 56	55 48	47 40	39 32	31 24	23 16	15 8	7 0
[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]

Figure 3-4 MSA Vector Register Halfword Elements

127	112	111	96	95	80	79	64	63	48	47	32	31	16	15	0
[7]	[(5]	[5	5]	[4	4]	[.	3]	[2	2]	[]	[]	[()]
MSB	LSB														

Figure 3-5 MSA Vector Register Word Elements

127			96	95			64	63			32	31			0
	[3	3]			[2	2]			[]	1]			[()]	
MSB			LSB												

Figure 3-6 MSA Vector Register Doubleword Elements

127		63					0						
[1]										[()]		
MSB							LSB	MSB					LSB

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12
The vector register layout for slide instructions SLD and SLDI is a 2-dimensional byte array, with as many rows as bytes in the integer data format. For byte data format, the 1-row array is reduced to the vector shown in Figure 3-3. For halfword, the byte array has 2 rows (Figure 3-7), there are 4 rows for word (Figure 3-8), and 8 rows (Figure 3-9) for doubleword data format.

63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
[1	5]	[1	4]	[1	3]	[1	2]	[1	1]	[1	0]	[9)]	[8	3]
[7	7]	[(5]	[:	5]	[4	4]	[:	3]	[2	2]	[1]	[()]

Figure 3-7 MSA Vector Register as 2-Row Byte Array

Figure 3-8 MSA Vector Register as 4-Row Byte Array

31	24	23	16	15	8	7	0
[1	5]	[1	4]	[1]	3]	[1	2]
[1	1]	[1	0]	[9)]	[8	8]
[7	7]	[6	5]	[5	5]	[4	4]
[3	3]	[2	2]	[1]	[()]

Figure 3-9 MSA Vector Register as 8-Row Byte Array

15 8	7 0
[15]	[14]
[13]	[12]
[11]	[10]
[9]	[8]
[7]	[6]
[5]	[4]
[3]	[2]
[1]	[0]

MSA vectors are stored in memory starting from the 0th element at the lowest byte address. The byte order of each element follows the big- or little-endian convention as indicated by the BE bit in the CP0 *Config* register (CP0 Register 16, Select 0, bit 15). For example, Table 3.1 shows the memory representation for a MSA vector consisting of word elements in both big- and little-endian mode.

Word Vec	tor Element	Little-Endian Byte Address Offset	Big-Endian Byte Address Offset
	Byte [0] / LSB	0	3
Word	Byte [1]	1	2
[0]	Byte [2]	2	1
	Byte [3] / MSB	3	0
	Byte [0] / LSB	4	7
Word	Byte [1]	5	6
[1]	Byte [2]	6	5
	Byte [3] / MSB	7	4
	Byte [0] / LSB	8	11
Word	Byte [1]	9	10
[2]	Byte [2]	10	9
	Byte [3] / MSB	11	8
	Byte [0] / LSB	12	15
Word	Byte [1]	13	14
[3]	Byte [2]	14	13
	Byte [3] / MSB	15	12

Table 3.1 Word Vector Memory Representation

3.3.2 Floating-Point Registers Mapping

The scalar floating-point unit (FPU) registers are mapped on the MSA vector registers. To facilitate register data sharing between scalar floating-point instructions and vector instructions, the FPU is required to use 64-bit floating-point registers operating in 64-bit mode. More specifically:

- If MSA and FPU are both present, then the FPU must implement 64-bit floating point registers, i.e. bits Config3_{MSAP} and FIR_{F64} (CP1 Control Register 0, bit 22) are set.
- If MSA and FPU are both present, then the FPU must be compliant with the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the read-only bits *FCSR_{NAN2008}* and *FCSR_{ABS2008}* (CP1 Control Register 31, bits 18 and 19) are set.
- MSA instructions are not enabled while the FPU (Coprocessor 1) is usable and operates in 32-bit mode. i.e. bit Status_{CU1} (CP Register 12, Select 0, bit 29) is set and bit Status_{FR} (CP Register 12, Select 0, bit 26) is not set. Any attempt to execute MSA instructions with Status_{CU1} set and Status_{FR} clear will generate the Reserved Instruction exception.

When *Status_{FR}* is set, the read and write operations for the FPU/MSA mapped floating-point registers are defined as follows:

- A read operation from the floating-point register r, where r = 0, ..., 31, returns the value of the element with index 0 in the vector register r. The element's format is word for 32-bit (single precision floating-point) read or double for 64-bit (double precision floating-point) read.
- A 32-bit read operation from the high part of the floating-point register r, where r = 0, ..., 31, returns the value of the word element with index 1 in the vector register r.
- A write operation of value V to the floating-point register r, where r = 0, ..., 31, writes V to the element with index 0 in the vector register r and all remaining elements are **UNPREDICTABLE**. Figure 3-10 and Figure 3-11 show the vector register r after writing a 32-bit (single precision floating-point) and a 64-bit (double precision floating-point) value V to the floating-point register r.
- A 32-bit write operation of value V to the high part of the floating-point register r, where r = 0, ..., 31, writes V to the word element with index 1 in the vector register r, **preserves** word element 0, and all remaining elements are **UNPREDICTABLE**. Figure 3-12 shows the vector register r after writing a 32-bit value V to the floating-point register r.

Changing the Status_{FR} value renders all floating-point and vector registers UNPREDICTABLE.

Figure 3-10 FPU Word Write Effect on the MSA Vector Register (Status_{FR} set)

127	96	95	64	63	32	31	0
UNPREDICTABLE		UNPREDICTABLE		UNPREDICTABLE		Word value V	

Figure 3-11 FPU Doubleword Write Effect on the MSA Vector Register (Status_{FR} set)

127 64	63 0
UNPREDICTABLE	Doubleword value V

Figure 3-12 FPU High Word Write Effect on the MSA Vector Register (Status_{FR} set)

127	96	95	64	63	32	2 31		0
UNPREDICTAE	BLE	UN	PREDICTABLE		Word value V		Unchanged	

3.4 MSA Control Registers

The control registers are used to record and manage the MSA state and resources. Two dedicated instructions are provided for this purpose: CFCMSA (Copy From Control MSA register) and CTCMSA (Copy To Control MSA register). The only information residing outside the MSA control registers is the implementation bit $Config3_{MSAP}$ and the

enable bit Config5_{MSAEn} discussed in Section 3.2 "MSA Software Detection".

There are 8 MSA control registers. See Table 3.2 for a summary and the following sections for the complete description.

Nama	Index	Acces	s Mode	Deed/Write	Description				
Name	Index	MSAIR _{WRP} = 1	MSAIR _{WRP} = 0	Read/write	Description				
MSAIR	0	User mode access	ible, not privileged	Read Only	Implementation				
MSACSR	1	User mode access	ible, not privileged	Read/Write	Control and status				
MSAAccess	2	Privileged Reserved		Read Only	Available vector registers mask				
MSASave	3	Privileged	Reserved	Read/Write	Saved vector registers mask				
MSAModify	4	Privileged	Reserved	Read/Write	Modified (written) vector registers mask				
MSARequest	5	Privileged	Reserved	Read Only	Requested vector registers mask				
MSAMap	6	Privileged	Reserved	Read/Write	Mapping vector register index				
MSAUnmap	7	Privileged	Reserved	Read/Write	Unmapping vector register index				

Table 3.2 MSA Control Registers

3.4.1 MSA Implementation Register (MSAIR, MSA Control Register 0)

Compliance Level: *Required* if MSA is implemented **Access Mode:** *Not privileged*, user mode accessible

The MSA Implementation Register (*MSAIR*) is a 32-bit read-only register that contains information specifying the identification of MSA. Figure 3-13 shows the format of the *MSAIR*; Figure 3-14 describes the *MSAIR* fields.

The software can read the *MSAIR* using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, all thread contexts share one *MSAIR* register instance.

Figure 3-13 MSAIR Register Format

31	25 24 23	18 17	16 1	15 8	7 0
	0 00000000000000	W	/RP	ProcessorID	Revision

Field	ds			Bead/		
Name	Bits		Description	Write	Reset State	Compliance
0	31:17	Reserved for fut ten as zero.	rure use; reads as zero and must be writ-	R0	0	Reserved
WRP	16	Vector Registers Using vector reg tithreaded imple vector registers Encoding 0 1	s Partitioning. gisters partitioning MSA allows for mul- mentations with fewer than 32 physical per hardware thread context. Meaning Vector registers partitioning not implemented. Vector registers partitioning imple- mented.	R	Preset	Required
ProcID	15:8	Processor ID nu	mber	R	Preset	Required
Rev	7:0	Revision numbe	r	R	Preset	Required

Figure 3-14 MSAIR Register Field Descriptions

3.4.2 MSA Control and Status Register (MSACSR, MSA Control Register 1)

Compliance Level: *Required* if MSA is implemented **Access Mode:** *Not privileged*, user mode accessible

The MSA Control and Status Register (*MSACSR*) is a 32-bit read/write register that controls the operation of the MSA unit. Figure 3-15 shows the format of the *MSACSR*; Figure 3-16 describes the *MSACSR* fields.

The software can read and write the *MSACSR* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSACSR* register instance.

Floating Point Control and Status Register (*FCSR*, CP1 Control Register 31) and MSA Control and Status Register (*MSACSR*) are closely related in their purpose. However, each serves a different functional unit and can exist independently of the other.

31	25	24	23	22	21	20 19	18	17					12	11				7	6				2	1	0
0 00000000		FS	0	Im	pl	0	NX			Ca	use				E	nabl	es			I	Flag	s		R	M
								Е	V	Ζ	0	U	Ι	V	Ζ	0	U	Ι	v	Ζ	0	U	Ι		

Figure 3-15 MSACSR Register Format

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Field	ds			Boad/			
Name	Bits		Description	Write	Reset State	Compliance	
0	31:25	Reserved for fur ten as zero.	ture use; reads as zero and must be writ-	R0	0	Reserved	
FS	24	Flush to zero. If writes are ignor Every input sub replaced with ze 3.5.4 "Flush to	not implemented, reads as zero and ed. normal value and tiny non-zero result is ero of the same sign. See Section Zero and Exception Signaling".	R/W	0	Optional	
		Encoding	Meaning				
		0	Input subnormal values and tiny non-zero results are not altered. Unimplemented Operation Exception may be signaled as needed.				
		1	Replace every input subnormal value and tiny non-zero result with zero of the same sign. No Unimplemented Operation Exception is signaled.				
0	23	Reserved for fut ten as zero.	ture use; reads as zero and must be writ-	R0	0	Reserved	
Impl	22:21	Available to cor	trol implementation dependent features.	R/W	Undefined	Optional	
0	20:19	Reserved for fut ten as zero.	ture use; reads as zero and must be writ-	R0	0	Reserved	

Figure 3-16 MSACSR Register Field Descriptions

Field	ds			Deed/		
Name	Bits		Description	Write	Reset State	Compliance
NX	18	Non-trapping fluid In normal exception written and the state of the st	oating point exception mode. tion mode, the destination register is not floating point exceptions set the Cause exception mode, the operations which signal floating point exceptions do not bits and do not trap. All the destination nts are set either to the calculated results on would normally signal an exception, N values (see Section 3.5.2 "Handling ng Point Exception") with the least sig- ecording the specific exception type to element in the same format as the Cause bits are updated for all floating-point in IEEE exception condition that does ISA floating point exception (i.e., the).	R/W	0	Required for floating-point
		Encoding	Meaning			
		0	Normal exception mode			
		1	Non-trapping exception mode			
Cause	17:12	Cause bits. These bits indic arise during the floating-point ir sponding except of any operation and is set to 0 or caused by the pr can be determin Refer to Table 3	ate the IEEE exception conditions that execution of all operations in a vector astruction. A bit is set to 1 if the corre- tion condition arises during the execution in the vector floating-point instruction therwise. The exception conditions receding vector floating-point instruction ed by reading the Cause field. 8.3 for the meaning of each bit.	R/W	Undefined	Required for floating-point
Enable	11:7	Enable bits. These bits contr when an IEEE e five conditions. Enable bit and t during the exect ing-point instruct or one of its alte bit E (Unimpler Enable bit; the r Exception is del Refer to Table 3	ol whether or not a exception is taken exception condition arises for any of the The exception is taken when both an he corresponding Cause bit are set either ation of any operation in vector float- ction or by moving a value to MSACSR ernative representations. Note that Cause nented Operation) has no corresponding non-IEEE Unimplemented Operation fined by MIPS as always enabled. 8.3 for the meaning of each bit.	R/W	Undefined	Required for floating-point

Field	ds		Boad/		
Name	Bits	Description	Write	Reset State	Compliance
Flags	6:2	Flag bits. This field shows any exception conditions that have occurred for all operations in the vector floating-point instructions completed since the flag was last reset by software. When a floating-point operation raises an IEEE exception condition that does not result in a MSA floating point exception (i.e., the Enable bit is off), the corresponding bit(s) in the Flags field are set, while the others remain unchanged. Arithmetic operations that result in a floating point exception (i.e., the Enable bit is on) do not update the Flags bits.This field is never reset by hardware and must be explicitly reset by software. Refer to Table 3.3 for the meaning of each bit.	R/W	Undefined	Required for floating-point
RM	1:0	Rounding Mode. This field indicates the rounding mode used for most floating point operations (some operations use a specific rounding mode). Refer to Table 3.4 for the meaning of the encodings of this field.	R/W	0	Required for floating-point

Table 3.3 Cause, Enable, and Flag Bit Definitions

Bit Name	Bit Meaning
E	Unimplemented Operation. This bit exists only in the Cause field.
V	Invalid Operation. The Invalid Operation Exception is signaled if and only if there is no usefully definable result. In these cases the operands are invalid for the operation to be performed. Under default exception handling, i.e. when the Invalid Operation Exception is not enabled, the default floating-point result is a quiet NaN (see Table 3.6).
Z	Divide by Zero. The Divide by Zero Exception is signaled if and only if an exact infinite result is defined for an operation on finite operands. Under default exception handling, i.e. when the Divide by Zero Exception is not enabled, the default result is an infinity correctly signed according to the operation (see Table 3.6).
0	Overflow. The Overflow Exception is signaled if and only if the destination format's largest finite number is exceeded in magnitude by what would have been the rounded floating-point result were the expo- nent range unbounded. Under default exception handling, i.e. when the Overflow Exception is not enabled, the overflowed rounded result (see Table 3.6) is delivered to the destination. In addition, the Inexact bit in the Cause field is set.

Bit Name	Bit Meaning
U	 Underflow. If enabled, the Underflow Exception is signaled when a tiny non-zero result is detected after rounding regardless of whether the rounded result is exact or inexact. Under default exception handling, i.e. when the Underflow Exception is not enabled, the rounded result (see Table 3.6) is delivered to the destination and: If the rounded result is inexact, the Inexact bit in the Cause field is set. If the rounded result is exact, no bit in the Flags field is set. Such an underflow condition has no observable effect under default handling.
Ι	Inexact. Unless stated otherwise, if the rounded result of an operation is inexact that is, it differs from what would have been computed were both exponent range and precision unbounded then the Inexact Exception is be signaled. Under default exception handling, i.e. when the Inexact Exception is not enabled, the rounded result is delivered to the destination (see Table 3.6).

Table 3.3 Cause, Enable, and Flag Bit Definitions

RM Field Encoding	Meaning
0	Round to nearest / ties to even. Rounds the result to the nearest representable value. When two representable values are equally near, the result is rounded to the value whose least significant bit is zero (that is, even)
1	Round toward zero. Rounds the result to the value closest to but not greater in magnitude than the result.
2	Round towards positive / plus infinity. Rounds the result to the value closest to but not less than the result.
3	Round towards negative / minus infinity. Rounds the result to the value closest to but not greater than the result.

3.4.3 MSA Access Register (MSAAccess, MSA Control Register 2)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIR*_{WRP} set), otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Access register (*MSAAccess*) is a 32-bit read-only register specifying which of the 32 architecturally defined vector registers W0, ..., W31 are available to the software. Figure 3-17 shows the format of the *MSAAccess*. Vector register Wn, where n = 0, ..., 31, is available and can be used only if *MSAAccess*_{Wn} bit is set. The reset state of the MSA Access register is zero.

The software can read the *MSAAccess* using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, each thread context has its own *MSAAccess* register instance.

To get access to vector register Wn, n = 0, ..., 31, the software writes *n* to *MSAMap*. W*n* is mapped to an available physical register and *MSAAccess_{Wn}* is set. To free up an already mapped vector register W*n*, the software writes *n* to *MSAUnmap*. W*n* is unmapped and *MSAAccess_{Wn}* cleared.

The total number of vector registers mapped at any time can not exceed the number of physical registers implemented.

Figure 3-17 MSAAccess Register Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

3.4.4 MSA Save Register (MSASave, MSA Control Register 3)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIR*_{WRP} set), otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Save register (*MSASave*) is a 32-bit read/write register specifying which of the 32 architecturally defined vector registers W0, ..., W31 have not been saved after a software context switch. Figure 3-18 shows the format of the *MSASave*. The reset state of the MSA Save register is zero.

The software can read and write the *MSASave* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSASave* register instance.

If both bit $MSAAccess_{Wn}$ and bit $MSASave_{Wn}$ are set, where n = 0, ..., 31, then register Wn has to be saved on behalf of the previous software context and restored with the value corresponding to the current context.

Figure 3-18 MSASave Register Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

3.4.5 MSA Modify Register (MSAModify, MSA Control Register 4)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIR*_{WRP} set), otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Modify register (*MSAModify*) is a 32-bit read/write register specifying which of the 32 architecturally defined vector registers W0, ..., W31 have been modified (written). Figure 3-13 shows the format of the *MSAModify*. The reset state of the MSA Modify register is zero.

The software can read and write the *MSAModify* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSAModify* register instance.

MSAModify is updated by the hardware when the execution of each MSA or FPU instruction completes. The update is a logical or operation, i.e. hardware updates never clear any bits in *MSAModify* register.

If bit $MSAModify_{Wn}$ is set, where n = 0, ...31, then the software has been granted access to and has modified register Wn since the last time the software cleared bit n.

Figure 3-19 MSAModify Register Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

3.4.6 MSA Request Register (MSARequest, MSA Control Register 5)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIR*_{WRP} set), otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Request register (*MSARequest*) is a 32-bit read-only register specifying which of the 32 architecturally defined vector registers W0, ..., W31 the current MSA or FPU instruction has requested access to but are not yet available, i.e. $MSAAcces_{Wn}$ is clear, or are not yet saved, i.e. $MSASave_{Wn}$ is set. Figure 3-13 shows the format of the *MSARequest*. The reset state of the MSA Request register is zero.

The software can read the *MSARequest* using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, each thread context has its own *MSARequest* register instance.

MSARequest is set by the hardware for each MSA or FPU instruction with all vector registers the instruction will access in either read or write mode. *MSARequest* is always cleared before setting the bits for the current MSA or FPU instruction.

Figure 3-20 MSARequest Register Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

3.4.7 MSA Map Register (MSAMap, MSA Control Register 6)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIR_{WRP}* set), otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Map register (*MSAMap*) is a 32-bit read/write register specifying a vector register to be mapped. Figure 3-21 shows the format of the *MSAMap*. Figure 3-22 describes the *MSAMap* fields.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

The software can read and write the *MSAMap* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSAMap* register instance.

When value n, n = 0, ..., 31, is written to *MSAMap*, the hardware is instructed to map vector register Wn to one of the available physical registers. The successful mapping is confirmed by setting *MSAAccess_{Wn}*.

The total number of vector registers mapped at any time can not exceed the number of physical registers implemented.

Figure 3-21 MSAMap Register Format

31	25 24	23	18	17	16	15	8	7	5	4	3	2	1	0
		0000000	0 0000000	0000	0000	00000						n		

Figure 3-22 MSAMap Register Field Descriptions

Field	ds		Read/		
Name	Bits	Description	Write	Reset State	Compliance
0	31:5	Reserved for future use; reads as zero and must be writ- ten as zero.	R0	0	Reserved
n	4:0	Vector register index.	R/W	0	Required

3.4.8 MSA Unmap Register (MSAUnmap, MSA Control Register 7)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIR*_{WRP} set), otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Unmap register (*MSAUnmap*) is a 32-bit read/write register specifying a vector register to be unmapped. Figure 3-23 shows the format of the *MSAUnmap*. Figure 3-24 describes the *MSAUnmap* fields.

The software can read and write the *MSAUnmap* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSAUnmap* register instance.

When value n, n = 0, ..., 31, is written to *MSAUnmap*, the hardware is instructed to unmap vector register W*n*. The unmapping is confirmed by clearing *MSAAccess_{Wn}*.

Figure 3-23 MSAUnmap Register Format

31	25 24	23	18	17	16	15	8	7	5	4	3	2	1	0
		00000000000	0)000(0000	0000	00000						n		

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Fields			Read/		
Name	Bits	Description	Write	Reset State	Compliance
0	31:5	Reserved for future use; reads as zero and must be writ- ten as zero.	R0	0	Reserved
n	4:0	Vector register index.	R/W	0	Required

Figure 3-24 MSAUnmap Register Field Descriptions

3.5 Exceptions

MSA instructions can generate the following exceptions (see Table 3.5):

- Reserved Instruction, if bit Config3_{MSAP} (CP0 Register 16, Select 3, bit 28) is not set, or if the usable FPU operates in 32-bit mode, i.e. bit Status_{CU1} (CP Register 12, Select 0, bit 29) is set and bit Status_{FR} (CP Register 12, Select 0, bit 26) is not set. This exception uses the common exception vector with ExcCode field in Cause CP0 register set to 0x0a.
- *Coprocessor Unusable*, if CFCMSA or CTCMSA instructions attempt to read or write privileged MSA control registers without Coprocessor 0 access enabled. This exception uses the common exception vector with ExcCode field in *Cause* CP0 register set to 0x0b and CE field set to 0 to indicate Coprocessor 0.
- *MSA Disabled*, if bit *Config5_{MSAEn}* (CP0 Register 16, Select 5, bit 27) is not set or, when vector registers partitioning is enabled (i.e. *MSAIR_{WRP}* set), if any MSA vector register accessed by the instruction is either not available or needs to be saved/restored due to a software context switch. This exception uses the common exception vector with ExcCode field in *Cause* CP0 register set to 0x15.
- *MSA Floating Point*, a data dependent exception signaled by the MSA floating point instruction. This exception uses the common exception vector with ExcCode field in *Cause* CP0 register set to 0x0e. The exact reason for taking this exception is in the *Cause* bits of the MSA Control and Status Register *MSACSR*.

All MSA reserved opcodes in Table 3.18 are considered to be part of the MIPS SIMD Architecture on cores implementing MSA. These opcodes will generate the following exceptions (see Table 3.5):

- *MSA Disabled*, if MSA instructions are not enabled.
- *Reserved Instruction*, if MSA instructions are enabled.

The conditions under which the MSA instructions are enabled are documented in Section 3.2 "MSA Software Detection" and Section 3.3.2 "Floating-Point Registers Mapping".

Exception Code Value			
Decimal Hexadecimal Mnem		Mnemonic	Description
10	0x0a	RI	Reserved Instruction exception
11	0x0b	CpU	Coprocessor Unusable exception
14	0x0e	MSAFPE	MSA Floating Point exception
21	0x15	MSADis	MSA Disabled exception

Table 3.5 MSA Exception Code (ExcCode) Values

3.5.1 Handling the MSA Disabled Exception

The exact reason for taking a MSA Disabled Exception can be determined by checking the *Config5_{MSAEn}* bit. No MSA instruction can be executed if this bit is not set. By setting *Config5_{MSAEn}*, the OS knows the current software context uses MSA resources and therefore it will save/restore MSA registers on context switch.

If the vector registers partitioning is implemented (i.e. $MSAIR_{WRP}$ is set), the MSA Disabled Exception could be signaled even if $Config5_{MSAEn}$ bit is set. In this instance, the exception is caused by some vector registers not being ready (either not available or in need to be saved/restored) for the current software context. The OS can map or save/restore these vector registers by examining MSARequest, MSAAccess, and MSASave.

See Appendix A, "Vector Registers Partitioning" for an example of handling the MSA Disabled Exception when vector registers partitioning is implemented.

3.5.2 Handling the MSA Floating Point Exception

In normal operation mode, floating point exceptions are signaled if at least one vector element causes an exception enabled by the *MSACSR* Enable bitfield. There is no precise indication in this case on which elements are at fault and the corresponding exception causes. The exception handling routine should set the *MSACSR* non-trapping exception mode bit NX and re-execute the MSA floating point instruction. All elements which would normally signal an exception according to the *MSACSR* Enable bitfield are set to signaling NaN values, where the least significant 6 bits have the same format as the *MSACSR* Cause field (see Figure 3-25, Table 3.3) to record the specific exception or exceptions detected for that element. The other elements will be set to the calculated results based on their operands.

6	5	4	3	2	1	0
Signaling NaN Bits	Cause					
	Е	v	Ζ	0	U	Ι

Figure 3-25 Output Format for Faulting Elements when NX is set

When the non-trapping exception mode bit NX is set, no floating point exception will be taken, not even the always enabled Unimplemented Operation Exception. Note that by setting the NX bit, the *MSACSR* Enable bitfield is not changed and is still used to generate the appropriate default results. Regardless of the NX value, if a floating point exception is not enabled, i.e. the corresponding *MSACSR* Enable bit is 0, the floating point result is a default value as shown in Table 3.6.

The pseudocode in Figure 3.26 shows the process of updating the MSACSR Cause bits and setting the destination's value. This process is invoked element-by-element for all elements the instruction operates on. It is assumed MSACSR Cause bits are all cleared before executing the instruction. The MSACSR Flags bits are updated after all the elements have been processed and MSACSR Cause contains no enabled exceptions. If there are enabled exceptions in MSACSR Cause, a MSA floating-point exception will be signaled and the MSACSR Flags are not updated. The pseudocode in Figure 3.27 describes the MSACSR Flags update and exception signaling condition.

For instructions with non floating-point results, the pseudocode in Figure 3.26 and Figure 3.27 apply unchanged and both the format in Figure 3-25 and the default values from Table 3.6 are preserved for enabled exceptions when NX bit is set. For disabled exceptions, the default values are explicitly documented case-by-case in the instruction's description section.

Exception	Rounding Mode	Default Value, Disabled Exception	Default Value, Enabled Exception, and NX set
Invalid Operation		The default value is either the default quiet NaN (see Table 3.7), or one of the signaling NaN operands propagated as a quiet NaN.	The default signaling NaN (see Table 3.7) of the format shown in Figure 3-25 with Cause V bit set.
Divide by Zero		The default value is the properly signed infin- ity.	The default signaling NaN (see Table 3.7) of the format shown in Figure 3-25 with Cause Z bit set.
Underflow		The default value is the rounded result based on the rounding mode.	The default signaling NaN (see Table 3.7) of the format shown in Figure 3-25 with Cause U bit set.
Inexact		The default value is the rounded result based on the rounding mode. If caused by an over- flow without the overflow exception enabled, the default value is the overflowed result.	The default signaling NaN (see Table 3.7) of the format shown in Figure 3-25 with Cause I bit set.
Overflow		The default value depends on the rounding mode, as shown below.	The default signaling NaN (see Table 3.7) of the format shown in Figure 3-25 with
	Round to nearest	An infinity with the sign of the overflow value.	Cause O bit set.
	Round toward zero	The format's largest finite number with the sign of the overflow value.	
	Round towards positive	For positive overflow values, positive infinity. For negative overflow values, the format's smallest negative finite number.	
	Round towards negative	For positive overflow values, the format's larg- est finite number. For negative overflow val- ues, minus infinity.	

Table 3.6 Default Values for Floating Point Exceptions

Format	at Quiet NaN Signaling Nal		
16-bit	0x7E00	0x7CNN ¹	
32-bit	0x7FC0 0000	0x7F80 00NN	
64-bit	0x7FF8 0000 0000 0000	0x7FF0 0000 0000 00NN	

Table 3.7 Default NaN Encodings

1. All signaling NaN values have the format shown in Figure 3-25. Byte 0xNN has at least one bit set showing the reason for generating the signaling NaN value.

Figure 3.26 MSACSR_{Cause} Update Pseudocode

```
Input
   c: current element exception(s) E, V, Z, O, U, I bitfield
       (bit E is 0x20, O is 0x04, U is 0x02, and I is 0x01)
   d: default value to be used in case of a disabled exception
   e: signaling NaN value to be used in case of NX set, i.e. a non-trapping
       exception
   r: result value if the operation completed without an exception
Output
   v: value to be written to destination element
   Updated MSACSR<sub>Cause</sub>
enable \leftarrow MSACSR_{Enable} \mid E /* Unimplemented (E) is always enabled */
/* Set Inexact (I) when Overflow (O) is not enabled (see Table 3.3) */
if (c & O) \neq 0 and (enable & O) = 0 then
   c \leftarrow c \mid I
endif
/* Clear Exact Underflow when Underflow (U) is not enabled (see Table 3.3) */
if (c & U) \neq 0 and (enable & U) = 0 and (c & I) = 0 then
   c \leftarrow c ^ U
endif
cause \leftarrow c & enable
if cause = 0 then
   /* No enabled exceptions, update the MSACSR Cause with all current exceptions */
   MSACSR_{Cause} \leftarrow MSACSR_{Cause} \mid c
   if c = 0 then
       /* Operation completed successfully, destination gets the result */
       v ← r
   else
       /* Current exceptions are not enabled, destination
          gets the default value for disabled exceptions case */
       v \leftarrow d
```

```
endif
else
   /* Current exceptions are enabled */
   if MSACSR<sub>NX</sub> = 0 then
        /* Exceptions will trap, update MSACSR Cause with all current exceptions,
        destination is not written */
        MSACSR<sub>Cause</sub> ← MSACSR<sub>Cause</sub> | c
    else
        /* No trap on exceptions, element not recorded in MSACSR Cause,
        destination gets the signaling NaN value for non-trapping exception */
        v ← ((e >> 6) << 6) | c
      endif
endif</pre>
```

Figure 3.27 MSACSR_{Flags} Update and Exception Signaling Pseudocode

3.5.3 NaN Propagation

MSA propagates NaN operands as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

If the destination format is floating-point, all NaN propagating operations with one NaN operand produce a NaN with the payload of the input NaN. When two or three operands are NaN, the payload of the resulting NaN is identical to the payload of one of the input NaNs selected from left to right as described by the instruction format.

The above NaN propagation rules apply to select the signaling NaN operand used in generating the default quiet NaN value when the Invalid Operation exception is disabled (see Table 3.6).

Note that signaling NaN operands always signal the Invalid Operation exception and as such, they take precedence over all quiet NaN operands.

If the destination format is not floating-point (e.g. conversions to integer/fixed-point or compares) or the NaN operands are not propagated (e.g. min or max operations), the expected result is documented in the instruction's description section.

Quiet NaN values are generated from input signaling NaN values by:

- Copying the signaling NaN sign value to the quiet NaN sign
- Copying the most significant bits of the signaling NaN mantissa to the most significant bits of the quiet NaN mantissa. In cases where the source signaling NaN and destination quiet NaN have the same width, all mantissa

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

53

bits are copied. In cases where the destination is wider than the source, the least significant bits of the destination mantissa are set to zero. In cases where the destination is narrower than the source, the least significant bits of the input mantissa are ignored.

• Setting the quiet NaN's exponent field to the maximum value and the most significant mantissa bit to 1.

3.5.4 Flush to Zero and Exception Signaling

Some MSA floating point instructions might not handle subnormal input operands or compute tiny non-zero results. Such instructions may signal the Unimplemented Operation Exception and let the software emulation finalize the operation. If software emulation is not needed or desired, *MSACSR*FS bit could be set to replace every tiny non-zero result and subnormal input operand with zero of the same sign.

The *MSACSR* FS bit changes the behavior of the Unimplemented Operation Exception. All the other floating point exceptions are signaled according to the new values of the operands or the results. In addition, when *MSACSR* FS bit is set:

- Tiny non-zero results are detected before rounding¹. Flushing of tiny non-zero results causes Inexact and Underflow Exceptions to be signaled for all instructions except the approximate reciprocals.
- Flushing of subnormal input operands in all instructions except comparisons causes Inexact Exception to be signaled.
- For floating-point comparisons, the Inexact Exception is not signaled when subnormal input operands are flushed.
- 16-bit floating-point values and inputs to non arithmetic floating-point instructions are never flushed.

Should the alternate exception handling attributes of the IEEE Standard for Floating-Point Arithmetic 754TM-2008, Section 8 be desired, the *MSACSR* FS bit should be zero, the Underflow Exception be enabled and a trap handler be provided to carry out the execution of the alternate exception handling attributes.

3.6 Instruction Syntax

The MSA assembly language coding uses the following syntax elements:

- *func*: function/instruction name, e.g. ADDS_S or adds_s for signed saturated add
- *df*: destination data format, which could be a byte, halfword, word, doubleword, or the vector itself
- wd, ws, and wt: destination, source, and target vector registers, e.g. \$w0, ..., \$w31
- *rd*, *rs*: general purpose registers (GPRs), e.g. \$0, ..., \$31
- *ws[n]*: vector register element of index *n*, where *n* is a valid index value for elements of data format *df*
- *m*: immediate value valid as a bit index for the data format *df*

¹ Tiny non-zero results that would have been normal after rounding are flushed to zero.

- *uN*, *sN*: *N*-bit unsigned or signed value, e.g. *s10*, *u5*
- *iN*: *N*-bit value where the sign is not relevant, e.g. *i8*

MSA instructions have two or three register, immediate, or element operands. One of the destination data format abbreviations shown in Table 3.8 is appended to the instruction name². Note that the data format abbreviation is the same regardless of the instruction's assumed data type. For example all integer, fixed-point, and floating-point instructions operating on 32-bit elements use the same word (".W" in Table 3.8) data format.

Data Format	Abbreviation
Byte, 8-bit	.В
Halfword16-bit	.Н
Word, 32-bit	.W
Doubleword, 64-bit	.D
Vector	.V

Table 3.8 Data Format Abbreviations

3.6.1 Vector Element Selection

MSA instructions of the form *func.df* wd, ws[n] and *func.df* rd, ws[n] select the n^{th} element in the vector register ws based on the data format df. The valid element index values for various data formats and vector register sizes are shown in Table 3.9. The vector element is being used as a fixed operand across all destination vector elements.

Data Format	Element Index		
Byte	n = 0,, 15		
Halfword	n = 0,, 7		
Word	n = 0,, 3		
Doubleword	n = 0, 1		

Table 3.9 Valid Element Index Values

3.6.2 Load/Store Offsets

The vector load and store instructions take a 10-bit signed offset s10 in data format df units. By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

² Instructions names and data format abbreviations are case insensitive.

For example, the offset indicated by the load word vector instruction

ld.w \$w5,12(\$1)

is not 12 words, but rather 12 bytes. The assembler divides the byte offset (i.e. 12) by the size of the word data format (i.e. 4), and generates the LD.W machine instruction by setting *s10* bitfield to the word offset value (i.e. 3 = 12/4).

3.6.3 Instruction Examples

Let us assume vector registers \$w1 and \$w2 are initialized to the word values shown in Figure 3-28, Figure 3-29 and GPR \$2 is initialized as shown in Figure 3-30.

Figure 3-28 Source Vector \$w1 Values

127	64	63	0
а	b	с	d

Figure 3-29 Source Vector \$w2 Values

127	64	63	0
А	В	С	D

Figure 3-30 Source GPR \$2 Value



Regular MSA instructions operate element-by-element with identical source, target, and destination data types. Figure 3-31 through Figure 3-34 have the resulting values of destination vectors \$w4, \$w5, \$w6, and \$w7 after executing the following sequence of word additions and move instructions:

```
addv.w $w5,$w1,$w2
fill.w $w6,$2
addvi.w $w7,$w1,17
splati.w $w8,$w2[2]
```

Figure 3-31 Destination Vector \$w5 Value for ADDV.W Instruction





Figure 3-32 Destination Vector \$w6 Value for FILL.W Instruction

Figure 3-33 Destination Vector \$w7 Value for ADDVI.W Instruction

127	64	63	0
a + 17	b + 17	c + 17	d + 17

Figure 3-34 Destination Vector \$w8 Value for SPLAT.W Instruction

127	64	63	0
В	В	В	В

Other MSA instructions operate on adjacent odd/even source elements generating results on data formats twice as wide. See Figure 3-35 for the destination layout of such an instruction, i.e. the signed doubleword dot product:

dotp_s.d \$w9,\$w1,\$w2

Note that the actual instruction, e.g. DOTP_S.D, specifies the data format of the destination. The data format of the source operands is inferred as being also signed and half the width, i.e. word in this case.

Figure 3-35 Destination Vector \$w9 Value for DOTP_S Instruction

127	64	63	0
a * A + b * B		c * C + d * D	

3.7 Instruction Encoding

3.7.1 Data Format and Index Encoding

Most of the MSA instructions operate on byte, halfword, word or doubleword data formats (see Section 3.3 "MSA Vector Registers"). Internally, the data format *df* is coded by a 2-bit field as shown in Table 3.10. For instructions operating only on two data formats, the internal coding is shown in Table 3.11 and Table 3.12.

Table 3.10 Two-bit Data Format Field Encoding

df	Bit 0	
Bit 1	0	1
0	Byte	Halfword
1	Word	Doubleword

Table 3.11 Halfword/Word Data Format Field Encoding

df	Bit 0	
	0	1
	Halfword	Word

Table 3.12 Word/Doubleword Data Format Field Encoding

df	Bit 0	
	0	1
	Word	Doubleword

Table 3.13 Data Format and Element Index Field Encoding

df/n ¹	Bits 50			
	00nnnn	100nnn	1100nn	11100n
	Byte	Halfword	Word	Doubleword

df/n Bits 5...0

01nnnn	101nnn	1101nn	11101n	
	Rese	erved		

1. Bits marked as n give the element index value.

Table 3.14 Data Format and Bit Index Field Encoding

df/m ¹	Bits 60			
	0mmmmmm	10mmmmm	110mmmm	1110mmm
	Doubleword	Word	Halfword	Byte

1. Bits marked as *m* give the bit index value.

MSA instructions using a specific vector element code both data format and element index in a 6-bit field df/n as shown in Table 3.13. All invalid index values or data formats will generate a Reserved Instruction Exception. For example, a vector register has 16 byte elements while the byte data format can code up to 32 byte elements. Selecting any vector byte element other than 0, 1, ..., 15 generates a Reserved Instruction Exception.

The combinations marked Vector (".V" in Table 3.8) are used for coding certain instructions with data formats other than byte, halfword, word, or doubleword.

If an instruction specifies a bit position, the data format and bit index df/m are coded as shown in Table 3.14.

3.7.2 Instruction Formats

All MSA instructions except branches use 40 minor opcodes in the MSA major opcode 30 (see Table 3.16). MSA branch instructions use 10 *rs* field encodings in the COP1 opcode 17 (see Table 3.17).

Each allocated minor opcode is associated specific instruction formats as follows:

- I8 (Figure 3-36): instructions with an 8-bit immediate value and either implicit data format or data format df (Table 3.8) coded in bits 25...24
- I5 (Figure 3-37): instructions with a 5-bit immediate value, where the data format df (Table 3.8) is coded in bits 22...21 and the operation in bits 25...23
- BIT (Figure 3-38): instructions with an immediate bit index and data format df/m (Table 3.14) coded in bits 22...16, where the operation is coded in bits 25...23
- I10 (Figure 3-39): instructions with a 10-bit immediate, where the data format df (Table 3.8) is coded in bits 22...21 and the operation in bits 25...23
- 3R (Figure 3-40): 3-register operations coded in bits 25...23 with data format df (Table 3.8) is coded in bits 22...21
- ELM (Figure 3-41): instructions with an immediate element index and data format df/n (Table 3.13) coded in bits 21...16, where the operation is coded in bits 25...22
- 3RF (Figure 3-42): 3-register floating-point or fixed-point operations coded in bits 25...22 with data format df (Table 3.11, Table 3.12) coded in bit 21
- VEC (Figure 3-43): 3-register instructions with implicit data formats depending on the operations coded in bits 25...21
- MI10 (Figure 3-44): 2-register instructions with a 10-bit immediate value, where the data format is either implicit or explicitly coded as df (Table 3.8) in bits 1...0, and the operation is coded in bit 25 and the minor opcode bits 5...2
- 2R (Figure 3-45): 2-register operations coded in bits 25...18 with data format df (Table 3.11) is coded in bits 17...16
- 2RF (Figure 3-46): 2-register floating-point operations coded in bits 25...17 with data format df (Table 3.11) coded in bit 16
- Branch (Figure 3-47): instructions with a 16-bit immediate, where the data format is either implicit or explicitly coded as df (Table 3.8) in bits 22...21, and the operation is coded in bits 25...23

3.7 Instruction Encoding

Figure 3-36 I8 Instruction Format

31 30 29 28 27 26	25 24	23 22 21 20 19 18 17 16	15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
MSA 011110	df	i8	WS	wd	minor opcode
6	2	8	5	5	6

Figure 3-37 15 Instruction Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		M3 011	SA 110			op	erati	ion	d	lf			i5					ws					wd				mi	nor	opco	ode	
	6 3 2					2			5					5					5						6						

Figure 3-38 BIT Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

MSA 011110	operation	df/m	WS	wd	minor opcode
6	3	7	5	5	6

Figure 3-39 I10 Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

MSA 011110	operation	df	i10	wd	minor opcode
6	3	2	10	5	6

Figure 3-40 3R Instruction Format

3	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

MSA 011110	operation	df	wt	WS	wd	minor opcode
6	3	2	5	5	5	6

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

3.7 Instruction Encoding

Figure 3-41 ELM Instruction Format

..

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSA 011110			(oper	atio	n			df	'n					ws					wd				mi	nor	opco	ode				
	6 4						(5					5					5						6							

Figure 3-42 3RF Instruction Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		M3 011	SA 110			(opera	atio	n	df			wt					ws					wd				mi	nor	opc	ode	
		(5				2	1		1			5					5					5						6		

Figure 3-43 VEC Instruction Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		M3 011	SA 110				op	erati	ion				wt					ws					wd				mi	nor	opco	ode	
		(5					5					5					5					5						6		

Figure 3-44 MI10 Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

MSA 011110	s10	rs	wd	minor opcode	df
6	10	5	5	3	2

Figure 3-45 2R Instruction Format

3	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		M 011	SA 110					C	oper	atio	n			c	lf			ws					wd				mi	nor	opc	ode	
	6						8	8					2			5					5						6				

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Figure 3-46 2RF Instruction Format

31 30 29 28 27 26	25 24 23 22 21 20 19 18 17	7 16 15 14 13 12 11 1	10 9 8 7 6	5 4 3 2 1 0
MSA 011110	operation	df ws	wd	minor opcode
6	9	1 5	5	6
31 30 29 28 27 26	Figure 3-47 Bra	anch Instruction Forr	mat 10 9 8 7 6	543210
COP1 010001	operation df wi	7t	s16	
6	3 2 5	5	16	

3.7.3 Instruction Bit Encoding

This chapter describes the bit encoding tables used for the MSA. Table 3.15 describes the meaning of the symbols used in the tables. These tables only list the instruction encoding for the MSA instructions. See Volumes I and II of this multi-volume set for a full encoding of all instructions.

Figure 3.48 shows a sample encoding table and the instruction *opcode* field this table encodes. Bits 31...29 of the *opcode* field are listed in the left-most columns of the table. Bits 28...26 of the *opcode* field are listed along the topmost rows of the table. Both decimal and binary values are given, with the first three bits designating the row, and the last three bits designating the column.

An instruction's encoding is found at the intersection of a row (bits 31...29) and column (bits 28...26) value. For instance, the *opcode* value for the instruction labelled EX1 is 33 (decimal, row and column), or 011011 (binary). Similarly, the *opcode* value for EX2 is 64 (decimal), or 110100 (binary).

3.7 Instruction Encoding



Figure 3.48 Sample Bit Encoding Table

Table 3.15 Symbols Used in the Instruction Encoding Tal

Symbol	Meaning
*	Operation or field codes marked with this symbol are reserved for future use. Executing such an instruction must cause a Reserved Instruction Exception.
δ	(Also <i>italic</i> field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.
β	Operation or field codes marked with this symbol represent a valid encoding for a higher-order MIPS ISA level. Executing such an instruction must cause a Reserved Instruction Exception.
θ	Operation or field codes marked with this symbol are available to licensed MIPS partners. To avoid multiple conflicting instruction definitions, MIPS Technologies will assist the partner in selecting appropriate encoding if requested by the partner. The partner is not required to consult with MIPS Technologies when one of these encoding is used. If no instruction is encoded with this value, executing such an instruction must cause a Reserved Instruction Exception (<i>SPECIAL2</i> encoding or coprocessor instruction encoding for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encoding for a coprocessor to which access is not allowed).
σ	Field codes marked with this symbol represent an EJTAG support instruction and implementation of this encoding is optional for each implementation. If the encoding is not implemented, executing such an instruction must cause a Reserved Instruction Exception. If the encoding is implemented, it must match the instruction encoding as shown in the table.

Symbol	Meaning
З	Operation or field codes marked with this symbol are reserved for MIPS Application Specific Extensions. If the ASE is not implemented, executing such an instruction must cause a Reserved Instruction Exception.
φ	Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS32 ISA. Software should avoid using these operation or field codes.
Ð	Operation or field codes marked with this symbol are valid for Release 2 implementations of the architecture. Executing such an instruction in a Release 1 implementation must cause a Reserved Instruction Exception.

Table 3.15 Symbols Used in the Instruction Encoding Tables

Table 3.16 MIPS32 Encoding of the Opcode Field

орс	ode	bits 2826							
		0	1	2	3	4	5	6	7
bits 3	129	000	001	010	011	100	101	110	111
0	000								
1	001								
2	010		СОР1 б						
3	011							MSA εδ	
4	100								
5	101								
6	110								
7	111								

Table 3.17 MIPS32 COP1 Encoding of rs Field for MSA Branch Instructions

r	s	bits 2321							
		0	1	2	3	4	5	6	7
bits 2.	524	000	001	010	011	100	101	110	111
0	00								
1	01				BZ.V				BNZ.V
2	10								
3	11	BZ.B	BZ.H	BZ.W	BZ.D	BNZ.B	BNZ.H	BNZ.W	BNZ.D

minor		Bits 20							
<u> </u>		0	1	2	3	4	5	6	7
Bits	53	000	001	010	011	100	101	110	111
0	000	18	18	18	*	*	*	15	15 ²
1	001	*	BIT	BIT	*	*	3R	3R	3R
2	010	3R	3R	3R	3R	3R	3R	*	*
3	011	*	ELM	3RF	3RF	3RF	*	VEC/2R/2RF	*
4	100	MI10	MI10	MI10	MI10	MI10	MI10	MI10	MI10
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

Table 3.18 Encoding of MIPS MSA Minor Opcode Field¹

1. The opcodes marked '*' are MSA reserved opcodes and will generate the *MSA Disabled* exception or the *Reserved Instruction* exception as specified in Section 3.5 "Exceptions".

2. Includes I10

Table 3.19 Encoding of Operation Field for MI10 Instruction Formats

оре	ration		data format ¹	
Bits	52		Bits 10	
			00	.В
	1000		01	.Н
8		LD	10	.W
			11	.D
			00	.В
			01	.Н
9	1001	ST	10	.W
			11	.D

1. See Table 3.8.

оре	ration	Bits 50		da form	data format ¹	
		6	7			
Bits	2523	000110	000111	Bits 22	221	
				00	.B	
				01	.Н	
0	000	ADDVI	CEQI	10	.W	
				11	.D	
				00	.В	
				01	.Н	
1	001	SUBVI	*	10	.W	
				11	.D	
				00	.В	
				01	.Н	
2	010	MAXI_S	CLTI_S	10	.W	
				11	.D	
				00	.В	
				01	.Н	
3	011	MAXI U	CLTI_U	10	.W	
				11	.D	
				00	.В	
			CLEI_S	01	.Н	
4	100	MINI_S		10	.W	
				11	.D	
				00	.В	
				01	.Н	
5	101	MINI_U	CLEI_U	10	.W	
				11	.D	
				00	.В	
			2	01	.Н	
6	110	×	LDI ²	10	.W	
				11	.D	
				00	.В	
				01	.Н	
7	111	*	*	10	.W	
ĺ				11	.D	

Table 3.20 Encoding of Operation Field for I5 Instruction Format

1. See Table 3.8.

2. I10 instruction format.

оре	ration	Bits 50					
		0	1	2			
Bits	2524	000000	000001	000010			
0	00	ANDI.B	BMNZI.B	SHF.B			
1	01	ORI.B	BMZI.B	SHF.H			
2	10	NORI.B	BSELI.B	SHF.W			
3	11	XORI.B	*	*			

Table 3.21 Encoding of Operation Field for I8 Instruction Format

Table 3.22 Encoding of Operation Field for VEC/2R/2RF Instruction Formats

ope	eration	Bits 2221			
		0	1	2	3
Bits 2523		00	01	10	11
0 000		AND.V	OR.V	NOR.V	XOR.V
1	001	BMNZ.V	BMZ.V	BSEL.V	*
2	010	*	*	*	*
3	011	*	*	*	*
4	100	*	*	*	*
5	101	*	*	*	*
6	110	2R format	2RF format	*	*
7	111	*	*	*	*

Table 3.23 Encoding of Operation Field for 2R Instruction Formats

op	peration		d for	lata 'mat ¹
Bit	s 2018		Bits	1716
			00	.В
			01	.Н
0	000	FILL	10	.W
			11	.D
			00	.В
			01	.Н
1	001	PCNT	10	.W
			11	.D

			00	.В
			01	.Н
2	010	NLOC	10	.W
-			11	.D
			00	.В
3	011	NLZC	01	.Н
			10	.W
			11	.D
			00	.В
			01	.Н
47	100111	*	10	.W
			11	.D
1. Se	e Table 3.	8.	-	

Table 3.23 Encoding of Operation Field for 2R Instruction Formats (Continued)

Table 3.24 Encoding of Operation Field for 2RF Instruction Formats

оре	eration		data format ¹	
Bits	2017		В	it 16
0	0000	FCLASS	0	.W
-			1	.D
1	0001	FTRUNC S	0	.W
			1	.D
2	0010	FTRUNC U	0	.W
			1	.D
3	0011	FSQRT	0	.W
			1	.D
4	0100	FRSQRT	0	.W
			1	.D
5	0101	FRCP	0	.W
_		-	1	.D
6	0110	FRINT	0	.W
			1	.D
7	0111	FLOG2	0	.W
		_	1	.D
8	1000	FEXUPL	0	.W
			1	.D
9	1001	FEXUPR	0	.W
			1	.D

10	1010	010 FFQL		.W
			1	.D
11	1011	FFQR	0	.W
			1	.D
12	1100	FTINT_S	0	.W
			1	.D
13	1101 FTINT U	FTINT U	0	.W
	-		1	.D
14	1110	FFINT S	0	.W
			1	.D
15	1111	1111 FEINT LI		.W
-			1	.D

Table 3.24 Encoding of Operation Field for 2RF Instruction Formats (Continued)

1. See Table 3.12.

					•••							
ope	ratio n	Bits 50									da form	ata nat ¹
	2:40	13	14	15	16	17	18	19	20	21		
2523		001101	001110	001111	010000	010001	010010	010011	010100	010101	Bits 2	221
								*			00	.В
											01	.Н
0	000	SLL	ADDV	CEQ	ADD_A	SUBS_S	MULV	DOTP_S	SLD	VSHF	10	.W
											11	.D
								*			00	.В
4	001	SD A	SUDV/	*						SDAD	01	.Н
'	001	SNA	3060		ADD3_A	3063_0	MADDV	DOTP_U	SFLAI	ShAn	10	.W
											11	.D
								*		SRLR	00	.B
2	010	SBI	MAX S		ADDS S	SUBSUS U	MSUBV		PCKEV		01	.H.
-	010	ONE	1000	021_0	/1220_0	000000_0	MOODI	DPADD_S	1 OKEV		10	.w
								*			11	.D
											00	.в
3	011	BCLR	MAX U	CLT U	ADDS U	SUBSUU S	*		PCKOD	*	10	.⊓ .₩
			_	_	_	_		DPADD_U			10	.••
								*		*	00	.D B
											01	.ъ Н
4	100	BSET	MIN_S	CLE_S	AVE_S	ASUB_S	DIV_S		ILVL		10	w
								DPSUB_S		HADD_S	11	
	1										1	

Table 3.25 Encoding of Operation Field for 3R Instruction Format

								*		*	00	.В
											01	.Н
5	101	BNEG	MIN_U	CLE_U	AVE_U	ASUB_U	DIV_U	DPSUB U	ILVR	HADD U	10	.W
											11	.D
										*	00	.В
											01	.Н
6	110	BINSL	MAX_A	*	AVER_S	*	MOD_S	*	ILVEV	HSUB S	10	.W
										_	11	.D
										*	00	.В
											01	.Н
7	111	BINSR	MIN_A	*	AVER_U	*	MOD_U	*	ILVOD	HSUB U	10	.W
											11	.D

Table 3.25 Encoding of Operation Field for 3R Instruction Format (Continued)

1. See Table 3.8.

Table 3.26 Encoding of Operation Field for ELM Instruction Format

o	peration		data format ¹		
Bit	's 2522		Bits 211	6	
			00nnnn	.В	
			100nnn	.Н	
		SLDI	1100nn	.W	
0	0000		11100n	.D	
		*	11110n		
		CTCMSA	111110		
		*	111111		
			00nnnn	.В	
			100nnn	.Н	
		SPLATI	1100nn	.W	
1	0001		11100n	.D	
		*	11110n		
		CFCMSA	111110		
		*	111111		
			00nnnn	.В	
		COPY_S	100nnn	.Н	
			1100nn	.W	
2	0010		11100n	*	
		*	11110n		
		MOVE.V	111110		
		*	111111		
			00nnnn	.В	
			100nnn	.H	
		COPY_U	1100nn	.W	
3	0011		11100n	*	
			11110n		
		*	111110		
			111111	1	

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

4			00nnnn	.В	
			100nnn	.Н	
	4	0100	INSERT	1100nn	.W
				11100n	*
			*	11110n	
				111110	
			111111		
			00nnnn	.В	
		INSVE	100nnn	.Н	
5			1100nn	.W	
	0101		11100n	.D	
		*	11110n		
			111110	.H .W .D	
			111111		
			00nnnn		
615			100nnn		
	01101111	*	1100nn		
			11100n		
		*	11110n		
			111110		
			111111		

Table 3.26 Encoding of Operation Field for ELM Instruction Format (Continued)

1. See Table 3.13.

ope	ration	Bits 50						data format ¹
		26		27		28		Bit 21
Bits	2522	011010		011011		011100		
0 0000	FCAF	.W	FADD	.W	*	.W	0	
	0 0000	-	.D		.D		.D	1
1 0001	0001	FCUN	.W	FSUB	.W	FCOR	.W	0
			.D		.D		.D	1
2 0010	0010	FCEQ	.W	FMUL	.W	FCUNE	.W	0
_	2 0010		.D		.D	1 OONE	.D	1
3 0011	FCUEQ	.W	FDIV	.W	FCNE	.W	0	
		.D		.D		.D	1	
4 0100	FCLT	.W	FMADD	.W	MUL Q	.Н	0	
			.D		.D		.W	1
5 0101	FCULT	.W	FMSUB	.W	MADD_Q	.Н	0	
		.D		.D		.W	1	
6 0110	FCLE	.W	*		MSUB Q	.Н	0	
			.D				.W	1
7 0111	0111	11 FCULE	.W	FEXP2	.W	*		0
			.D		.D			1
8 1000	1000	000 FSAF	.W	FEXDO	.Н	*	.W	0
			.D		.W		.D	1

Table 3.27 Encoding of Operation Field for 3RF Instruction Format

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

			W				W	0
9	1001	FSUN	. • •	*		FSOR	. • •	0
			.D				.D	1
10 1010	FSEQ	.W	FTQ	.Н	FSUNE	.W	0	
-			.D		.W		.D	1
11	11 1011	FSUEQ	.W	*		FSNE	.W	0
			.D				.D	1
12	12 1100	FSLT	.W	FMIN	.W	MULR Q	.Н	0
			.D		.D	_	.W	1
13 1101	1101	I FSULT	.W	FMIN A	.W	MADDR Q.	.Н	0
	_		.D	-	.D		.W	1
14 1110	1110	110 FSLE	.W	FMAX	.W	MSUBR Q	.Н	0
			.D		.D		.W	1
15 111	1111	FSULE	.W	FMAX A	.W	*		0
			.D		.D			1

 Table 3.27 Encoding of Operation Field for 3RF Instruction Format (Continued)

1. See Table 3.11 and Table 3.12.

Table 3.28 Encoding of Operation Field for BIT Instruction Format

operation		Bits 50		data format ¹	
		9	10		
Bits 2523		001001	001010	Bits 2216	
		SLLI	SAT_S	1110mmm	.В
0	000			110mmmm	.Н
				10mmmmm	.W
				0mmmmmm	.D
			SAT_U	1110mmm	.В
		SRAI		110mmmm	.Н
1	001			10mmmmm	.W
				0mmmmmm	.D
	010	SRLI	SRARI	1110mmm	.В
				110mmmm	.Н
2				10mmmmm	.W
				0mmmmmm	.D
			SRLRI	1110mmm	.В
	011	BCLRI		110mmmm	.Н
3				10mmmmm	.W
				0mmmmmm	.D
4	100	00 BSETI	*	1110mmm	.В
				110mmmm	.Н
				10mmmmm	.W
					0mmmmmm
Table 3.28 Encoding of Operation Field for BIT Instruction Format (Continued)

5	101	101 BNEGI	*	1110mmm	.В	
				110mmmm	.Н	
				10mmmmm	.W	
				0mmmmmm	.D	
6	110	BINSLI	BINSLI *	1110mmm	.В	
				110mmmm	.Н	
				10mmmmm	.W	
				0mmmmmm	.D	
		111 BINSRI *		1110mmm	.В	
7					110mmmm	.Н
	111 BINSRI		*	10mmmmm	.W	
			0mmmmmm	.D		

1. See Table 3.14.

The MIPS32® SIMD Architecture Instruction Set

4.1 Instruction Set Descriptions

The MIPS32® SIMD Architecture (MSA) consists of integer, fixed-point, and floating-point instructions, all encoded in the MSA major opcode space.

Most MSA instructions operate vector element by vector element in a typical SIMD manner. Few instructions handle the operands as bit vectors because the elements don't make sense, e.g. for the bitwise logical operations.

For certain instructions, the source operand could be an immediate value or a specific vector element selected by an immediate index. The immediate or vector element is being used as a fixed operand across all destination vector elements.

The next two sections list MSA instructions grouped by category and provide individual instruction descriptions arranged in alphabetical order. The constant WRLEN used in all instruction descriptions is set to 128, i.e. the MSA vector register width in bits.

4.1.1 Instruction Set Summary by Category

MSA instruction set implements the following categories of instructions: integer arithmetic (Table 4.1), bitwise (Table 4.2), floating-point arithmetic (Table 4.3) and non arithmetic (Table 4.4), floating-point compare (Table 4.5), floating-point conversions (Table 4.6), fixed-point (Table 4.7), branch and compare (Table 4.8), load/store and move (Table 4.9), and element permute (Table 4.10).

The left-shift add instruction LSA (Table 4.11) is integral part of the MIPS base architecture. The corresponding documentation pages will be incorporated in the future releases of the base architecture specifications.

Mnemonic	Instruction Description
ADDV, ADDVI	Add
ADD_A, ADDS_A	Add and Saturated Add Absolute Values
ADDS_S, ADDS_U	Signed and Unsigned Saturated Add
HADD_S, HADD_U	Signed and Unsigned Horizontal Add
ASUB_S, ASUB_U	Absolute Value of Signed and Unsigned Subtract
AVE_S, AVE_U	Signed and Unsigned Average
AVER_S, AVER_U	Signed and Unsigned Average with Rounding

Table 4.1 MSA Integer Arithmetic Instructions

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Mnemonic	Instruction Description
DOTP_S, DOTP_U	Signed and Unsigned Dot Product
DPADD_S, DPADD_U	Signed and Unsigned Dot Product Add
DPSUB_S, DPSUB_U	Signed and Unsigned Dot Product Subtract
DIV_S, DIV_U	Divide
MADDV	Multiply-Add
MAX_A, MIN_A	Maximum and Minimum of Absolute Values
MAX_S, MAXI_S, MAX_U, MAXI_U	Signed and Unsigned Maximum
MIN_S, MINI_S, MIN_U, MINI_U	Signed and Unsigned Maximum
MSUBV	Multiply-Subtract
MULV	Multiply
MOD_S, MOD_U	Signed and Unsigned Remainder (Modulo)
SAT_S, SAT_U	Signed and Unsigned Saturate
SUBS_S, SUBS_U	Signed and Unsigned Saturated Subtract
HSUB_S, HSUB_U	Signed and Unsigned Horizontal Subtract
SUBSUU_S	Signed Saturated Unsigned Subtract
SUBSUS_U	Unsigned Saturated Signed Subtract from Unsigned
SUBV, SUBVI	Subtract

Table 4.1 MSA Integer Arithmetic Instructions (Continued)

Table 4.2 MSA Bitwise Instructions

Mnemonic	Instruction Description
AND, ANDI	Logical And
BCLR, BCLRI	Bit Clear
BINSL, BINSLI, BINSR, BINSRI	Bit Insert Left and Right
BMNZ, BMNZI	Bit Move If Not Zero
BMZ, BMZI	Bit Move If Zero
BNEG, BNEGI	Bit Negate
BSEL, BSELI	Bit Select
BSET, BSETI	Bit Set
NLOC	Leading One Bits Count

Mnemonic	Instruction Description
NLZC	Leading Zero Bits Count
NOR, NORI	Logical Negated Or
PCNT	Population (Bits Set to 1) Count
OR, ORI	Logical Or
SLL, SLLI	Shift Left
SRA, SRAI	Shift Right Arithmetic
SRAR, SRARI	Rounding Shift Right Arithmetic
SRL, SRLI	Shift Right Logical
SRLR, SRLRI	Rounding Shift Right Logical
XOR, XORI	Logical Exclusive Or

Table 4.2 MSA Bitwise Instructions (Continued)

Table 4.3 MSA Floating-Point Arithmetic Instructions

Mnemonic	Instruction Description
FADD	Floating-Point Addition
FDIV	Floating-Point Division
FEXP2	Floating-Point Base 2 Exponentiation
FLOG2	Floating-Point Base 2 Logarithm
FMADD, FMSUB	Floating-Point Fused Multiply-Add and Multiply-Subtract
FMAX, FMIN	Floating-Point Maximum and Minimum
FMAX_A, FMIN_A	Floating-Point Maximum and Minimum of Absolute Values
FMUL	Floating-Point Multiplication
FRCP	Approximate Floating-Point Reciprocal
FRINT	Floating-Point Round to Integer
FRSQRT	Approximate Floating-Point Reciprocal of Square Root
FSQRT	Floating-Point Square Root
FSUB	Floating-Point Subtraction

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Mnemonic	Instruction Description
FCLASS	Floating-Point Class Mask

Table 4.4 MSA Floating-Point Non Arithmetic Instructions

Table 4.5 MSA Floating-Point Compare Instructions

Mnemonic	Instruction Description
FCAF	Floating-Point Quiet Compare Always False
FCUN	Floating-Point Quiet Compare Unordered
FCOR	Floating-Point Quiet Compare Ordered
FCEQ	Floating-Point Quiet Compare Equal
FCUNE	Floating-Point Quiet Compare Unordered or Not Equal
FCUEQ	Floating-Point Quiet Compare Unordered or Equal
FCNE	Floating-Point Quiet Compare Not Equal
FCLT	Floating-Point Quiet Compare Less Than
FCULT	Floating-Point Quiet Compare Unordered or Less Than
FCLE	Floating-Point Quiet Compare Less Than or Equal
FCULE	Floating-Point Quiet Compare Unordered or Less Than or Equal
FSAF	Floating-Point Signaling Compare Always False
FSUN	Floating-Point Signaling Compare Unordered
FSOR	Floating-Point Signaling Compare Ordered
FSEQ	Floating-Point Signaling Compare Equal
FSUNE	Floating-Point Signaling Compare Unordered or Not Equal
FSUEQ	Floating-Point Signaling Compare Unordered or Equal
FSNE	Floating-Point Signaling Compare Not Equal
FSLT	Floating-Point Signaling Compare Less Than
FSULT	Floating-Point Signaling Compare Unordered or Less Than
FSLE	Floating-Point Signaling Compare Less Than or Equal
FSULE	Floating-Point Signaling Compare Unordered or Less Than or Equal

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Mnemonic	Instruction Description
FEXDO	Floating-Point Down-Convert Interchange Format
FEXUPL, FEXUPR	Left-Half and Right-Half Floating-Point Up-Convert Interchange Format
FFINT_S, FFINT_U	Floating-Point Convert from Signed and Unsigned Integer
FFQL, FFQR	Left-Half and Right-Half Floating-Point Convert from Fixed-Point
FTINT_S, FTINT_U	Floating-Point Round and Convert to Signed and Unsigned Integer
FTRUNC_S, FTRUNC_U	Floating-Point Truncate and Convert to Signed and Unsigned Integer
FTQ	Floating-Point Round and Convert to Fixed-Point

Table 4.6 MSA Floating-Point Conversion Instructions

Table 4.7 MSA Fixed-Point Instructions

Mnemonic	Instruction Description
MADD_Q, MADDR_Q	Fixed-Point Multiply and Add without and with Rounding
MSUB_Q, MSUBR_Q	Fixed-Point Multiply and Subtract without and with Rounding
MUL_Q, MULR_Q	Fixed-Point Multiply without and with Rounding

Table 4.8 MSA Branch and Compare Instructions

Mnemonic	Instruction Description
BNZ	Branch If Not Zero
BZ	Branch If Zero
CEQ, CEQI	Compare Equal
CLE_S, CLEI_S, CLE_U, CLEI_U	Compare Less-Than-or-Equal Signed and Unsigned
CLT_S, CLTI_S, CLT_U, CLTI_U	Compare Less-Than Signed and Unsigned

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Mnemonic	Instruction Description
CFCMSA, CTCMSA	Copy from and copy to MSA Control Register
LD	Load Vector
LDI	Load Immediate
MOVE	Vector to Vector Move
SPLAT, SPLATI	Replicate Vector Element
FILL	Fill Vector from GPR
INSERT, INSVE	Insert GPR and Vector element 0 to Vector Element
COPY_S, COPY_U	Copy element to GPR Signed and Unsigned
ST	Store Vector

Table 4.9 MSA Load/Store and Move Instructions

Table 4.10 MSA Element Permute Instructions

Mnemonic	Instruction Description
ILVEV, ILVOD	Interleave Even, Odd
ILVL, ILVR	Interleave the Left, Right
PCKEV, PCKOD	Pack Even and Odd Elements
SHF	Set Shuffle
SLD, SLDI	Element Slide
VSHF	Vector shuffle

Table 4.11 Base Architecture Instructions

Mnemonic	Instruction Description
LSA	Left-shift add or load/store address calculation.

4.1.2 Alphabetical List of Instructions

31	26	25	23	22 21	20	16	15 11	10	6	5	0
MSA 011110		000		df	wt		WS	wd		3R 010000	
6		3		2	5		5	5		6	
Format:	ADD A	.df									
	ADD_A	.B wd	,ws	,wt							MSA
-	ADD_A	.H wd	,ws	,wt							MSA
	ADD_A	.W wd	,ws	,wt							MSA
	ADD_A	.D wd	,ws	,wt							MSA

Purpose: Vector Add Absolute Values

Vector addition to vector using the absolute values.

Description: wd[i] ← absolute_value(ws[i]) + absolute_value(wt[i])

The absolute values of the elements in vector *wt* are added to the absolute values of the elements in vector *ws*. The result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADD A.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow abs(WR[ws]_{8i+7..8i}, 8) + abs(WR[wt]_{8i+7..8i}, 8)
    endfor
ADD A.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow abs(WR[ws]_{16i+15..16i}, 16) + abs(WR[wt]_{16i+15..16i}, 16)
    endfor
ADD A.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow abs(WR[ws]_{32i+31..32i}, 32) + abs(WR[wt]_{32i+31..32i}, 32)
    endfor
ADD A.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow abs(WR[ws]_{64i+63..64i}, 64) + abs(WR[wt]_{64i+63..64i}, 64)
    endfor
function abs(tt, n)
    if tt_{n-1} = 1 then
        return -tt<sub>n-1...0</sub>
    else
        return tt<sub>n-1..0</sub>
    endif
endfunction abs
```

Exceptions:

31	26	25 2	3 22 21	20 16	15 11	10 6	5 0)
MSA 011110)	001	df	wt	WS	wd	3R 010000	
6		3	2	5	5	5	6	
Format:	ADDS_ ADDS_ ADDS_ ADDS_ ADDS_	A.df A.B wd, A.H wd, A.W wd, A.D wd,	ws,wt ws,wt ws,wt ws,wt					MSA MSA MSA MSA

Purpose: Vector Saturated Add of Absolute Values

Vector saturated addition to vector of absolute values.

```
Description: wd[i] ← saturate_signed(absolute_value(ws[i]) + absolute_value(wt[i]))
```

The absolute values of the elements in vector *wt* are added to the absolute values of the elements in vector *ws*. The saturated signed result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADDS A.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow adds_a(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
ADDS A.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow adds_a(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
ADDS A.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow adds_a(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
ADDS A.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow adds_a(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function abs(tt, n)
    if tt_{n-1} = 1 then
        return -tt<sub>n-1...0</sub>
    else
        return tt<sub>n-1..0</sub>
    endif
endfunction abs
function sat s(tt, n, b)
    if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then
```

```
\begin{array}{c} \mbox{return } 0^{n-b+1} \ \mid \ 1^{b-1} \\ \mbox{endif} \\ \mbox{if } tt_{n-1} = 1 \mbox{ and } tt_{n-1..b^{-1}} \neq 1^{n-b+1} \mbox{ then} \\ \mbox{ return } 1^{n-b+1} \ \mid \ 0^{b-1} \\ \mbox{else} \\ \mbox{ return } tt \\ \mbox{endif} \\ \mbox{endfunction } sat_s \\ \mbox{function } adds_a(ts, tt, n) \\ \mbox{ t} \leftarrow (0 \ \mid \mbox{ abs}(ts, n)) + (0 \ \mid \mbox{ abs}(tt, n)) \\ \mbox{ return } sat_s(t, n+1, n) \\ \mbox{endfunction } adds_a \end{array}
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	010	df	wt	ws	wd	3R 010000	
6		3	2	5	5	5	6	_
Format:	ADDS_ ADDS_ ADDS_ ADDS_ ADDS_	S.df S.B wd,v S.H wd,v S.W wd,v S.D wd,v	vs,wt vs,wt vs,wt vs,wt					MSA MSA MSA MSA

Purpose: Vector Signed Saturated Add of Signed Values

Vector addition to vector saturating the result as signed value.

Description: wd[i] ← saturate signed(signed(ws[i]) + signed(wt[i]))

The elements in vector *wt* are added to the elements in vector *ws*. Signed arithmetic is performed and overflows clamp to the largest and/or smallest representable signed values before writing the result to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADDS S.B
    for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow adds_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
ADDS S.H
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow adds_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
ADDS S.W
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow adds_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
ADDS S.D
    for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow adds_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function sat s(tt, n, b)
    if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then return 0^{n-b+1} \parallel 1^{b-1}
    endif
    if tt_{n-1} = 1 and tt_{n-1..b-1} \neq 1^{n-b+1} then return 1^{n-b+1} \mid \mid 0^{b-1}
    else
         return tt
    endif
endfunction sat s
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

```
\begin{array}{l} \text{function adds\_s(ts, tt, n)} \\ \quad t \leftarrow (ts_{n-1} \mid \mid ts) + (tt_{n-1} \mid \mid tt) \\ \quad \text{return sat\_s(t, n+1, n)} \\ \text{endfunction adds\_s} \end{array}
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110	0	011	df	wt	ws	wd	3R 010000	
6		3	2	5	5	5	6	
Format:	ADDS_ ADDS_ ADDS_ ADDS_ ADDS_	U.df U.B wd,w U.H wd,w U.W wd,w U.D wd,w	vs,wt vs,wt vs,wt vs,wt				M M M M	ISA ISA ISA ISA

Purpose: Vector Unsigned Saturated Add of Unsigned Values

Vector addition to vector saturating the result as unsigned value.

Description: wd[i] ← saturate_unsigned(unsigned(ws[i]) + unsigned(wt[i]))

The elements in vector *wt* are added to the elements in vector *ws*. Unsigned arithmetic is performed and overflows clamp to the largest representable unsigned value before writing the result to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADDS U.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow adds_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
ADDS U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow adds_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
ADDS U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow adds_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
ADDS U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow adds_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function sat u(tt, n, b)
    if tt_{n-1..b} \neq 0^{n-b} then
        return 0^{n-b} \parallel 1^{b}
    else
        return tt
    endif
endfunction sat u
function adds u(ts, tt, n)
    t \leftarrow (0 || ts) + (0 || tt)
```

return sat_u(t, n+1, n)
endfunction adds_u

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110		000	df	wt	WS	wd	3R 001110	
6		3	2	5	5	5	6	
Format: A A A A A A	ADDV. ADDV. ADDV. ADDV. ADDV.	df B wd,ws, H wd,ws, W wd,ws, D wd,ws,	wt wt wt wt				1]]]]	MSA MSA MSA MSA

Purpose: Vector Add

Vector addition to vector.

Description: wd[i] ← ws[i] + wt[i]

The elements in vector wt are added to the elements in vector ws. The result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADDV.B
     for i in 0 .. WRLEN/8-1
         WR[wd]<sub>8i+7..8i</sub> ← WR[ws]<sub>8i+7..8i</sub> + WR[wt]<sub>8i+7..8i</sub>
     endfor
ADDV.H
     for i in 0 .. WRLEN/16-1
         WR[wd]<sub>16i+15..16i</sub> ← WR[ws]<sub>16i+15..16i</sub> + WR[wt]<sub>16i+15..16i</sub>
     endfor
ADDV.W
     for i in 0 .. WRLEN/32-1
         WR[wd]<sub>32i+31..32i</sub> ← WR[ws]<sub>32i+31..32i</sub> + WR[wt]<sub>32i+31..32i</sub>
     endfor
ADDV.D
     for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> ← WR[ws]<sub>64i+63..64i</sub> + WR[wt]<sub>64i+63..64i</sub>
     endfor
```

Exceptions:

31	26	25	23	22	21	20	16	15 11	1(0 6	5	0	
MSA 011110		000)	C	lf	u5		WS		wd		I5 000110	
6		3		1	2	5		5		5		6	_
Format:	ADDVI ADDVI ADDVI ADDVI ADDVI	.df .B wd .H wd .W wd .D wd	l,ws l,ws l,ws l,ws	s, u s, u s, u s, u s, u s, u									MSA MSA MSA MSA

Purpose: Immediate Add

Immediate addition to vector.

Description: $wd[i] \leftarrow ws[i] + u5$

The 5-bit immediate unsigned value u5 is added to the elements in vector ws. The result is written to vector wd. The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADDVI.B
    t \leftarrow 0^3 \mid \mid u_{5_{4..0}}
    for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} + t
    endfor
ADDVI.H
    t \ \leftarrow \ 0^{11} \ \mid \mid \ u5_{4 \ldots 0}
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} + t
     endfor
ADDVI.W
    t \leftarrow 0^{27} || u_{5_{4..0}}
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} + t
     endfor
ADDVI.D
    t \leftarrow 0^{59} || u_{54..0}
     for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> ← WR[ws]<sub>64i+63..64i</sub> + t
     endfor
```

Exceptions:

31	26	25	21	20 16	15 11	10 6	5 0	
MSA 01111	0	00000		wt	WS	wd	VEC 011110	
6		5		5	5	5	6	
Format:	AND.V AND.V	wd,ws,wt					Ν	ASA

Purpose: Vector Logical And

Vector by vector logical and.

$Description: \texttt{wd} \leftarrow \texttt{ws} \texttt{ AND wt}$

Each bit of vector *ws* is combined with the corresponding bit of vector *wt* in a bitwise logical AND operation. The result is written to vector *wd*.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $\texttt{WR[wd]} \leftarrow \texttt{WR[ws]} \texttt{ and } \texttt{WR[wt]}$

Exceptions:

31	26 25 24	23	16 15	11 10	6	5	0
MSA 011110	00	i8	v	vs wd		I8 000000	
6	2	8		5 5		6	
Format:	NDI.B						МСА
F	MUDI'R Ma'	ws,io					IVISA

Purpose: Immediate Logical And

Immediate by vector logical and.

Description: wd[i] ← ws[i] AND i8

Each byte element of vector ws is combined with the 8-bit immediate i8 in a bitwise logical AND operation. The result is written to vector wd.

The operands and results are values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
for i in 0 .. WRLEN/8-1
WR[wd]<sub>8i+7..8i</sub> \leftarrow WR[ws]<sub>8i+7</sub>..8i and i8<sub>7..0</sub>
endfor
```

Exceptions:

31	26	25	23 22 21	20 1	16 15 11	10 6	5 0	
MSA 01111	C	100	df	wt	WS	wd	3R 010001	
6		3	2	5	5	5	6	_
Format:	ASUB_ ASUB_ ASUB_ ASUB_ ASUB_	S.df S.B wd S.H wd S.W wd S.D wd	,ws,wt ,ws,wt ,ws,wt ,ws,wt					MSA MSA MSA MSA

Purpose: Vector Absolute Values of Signed Subtract

Vector subtraction from vector of signed values taking the absolute value of the results.

Description: wd[i] ← absolute_value(signed(ws[i]) - signed(wt[i]))

The signed elements in vector *wt* are subtracted from the signed elements in vector *ws*. The absolute value of the signed result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ASUB S.B
    for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow asub_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
ASUB S.H
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow asub_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
ASUB S.W
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow asub_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
ASUB S.D
    for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow asub_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function asub s(ts, tt, n)
    \mathsf{t} \leftarrow (\mathsf{ts}_{\mathsf{n-1}} ~||~\mathsf{ts}) ~-~ (\mathsf{tt}_{\mathsf{n-1}} ~||~\mathsf{tt})
    if t_n = 0 then
         return t_{n-1..0}
    else
         return (-t)_{n-1..0}
endfunction asub s
```

Exceptions:

31	26	25 2	3 22 21	20 16	15 11	10 6	5 0
MSA 01111	0	101	df	wt	WS	wd	3R 010001
6		3	2	5	5	5	6
Format:	ASUB_ ASUB_ ASUB_ ASUB_ ASUB_	U.df U.B wd, U.H wd, U.W wd, U.D wd,	ws,wt ws,wt ws,wt ws,wt				M M M M

Purpose: Vector Absolute Values of Unsigned Subtract

Vector subtraction from vector of unsigned values taking the absolute value of the results.

Description: wd[i] ← absolute_value(unsigned(ws[i]) - unsigned(wt[i]))

The unsigned elements in vector *wt* are subtracted from the unsigned elements in vector *ws*. The absolute value of the signed result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ASUB U.B
   for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow asub_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
   endfor
ASUB U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow asub_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
ASUB U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow asub_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
ASUB U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow asub_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function asub u(ts, tt, n)
   t \leftarrow (0 || ts) - (0 || tt)
   if t_n = 0 then
       return t_{n-1..0}
   else
       return (-t)_{n-1..0}
endfunction asub s
```

Exceptions:

31		26	25	23	22 21	20	16	15	11	10	6	5	0
	MSA 011110)	100		df	wt		WS		wd		3R 010000	
	6		3		2	5		5		5		6	
J	Format:	AVE_S	.df										
		AVE_S	.B wd	,ws	,wt								MSA
		AVE_S	.H wd	,ws	,wt								MSA
		AVE_S	.W wd	,ws	,wt								MSA
		AVE_S	.D wd	,ws	,wt								MSA

Purpose: Vector Signed Average

Vector average using the signed values.

Description: $wd[i] \leftarrow (ws[i] + wt[i]) / 2$

The elements in vector *wt* are added to the elements in vector *ws*. The addition is done signed with full precision, i.e. the result has one extra bit. Signed division by 2 (or arithmetic shift right by one bit) is performed before writing the result to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
AVE S.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow ave_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)
    endfor
AVE S.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow ave_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
AVE S.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow ave_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
AVE S.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63...64i} \leftarrow ave_s(WR[ws]_{64i+63...64i}, WR[wt]_{64i+63...64i}, 64)
    endfor
function ave s(ts, tt, n)
    t \leftarrow (ts_{n-1} \mid \mid ts) + (tt_{n-1} \mid \mid tt)
    return t_{n..1}
endfunction ave s
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26	25	23	22 21	20	16	15 11	10	6	5	0
MSA 01111	0	101		df	wt		ws	wd		3R 010000	
6		3		2	5		5	5		6	
Format:	AVE_U	.df									
	AVE U	.B wd	,ws	,wt							MSA
	AVE_U	.H wd	,ws	,wt							MSA
	AVE_U	.W wd	,ws	,wt							MSA
	AVE_U	.D wd	,ws	,wt							MSA

Purpose: Vector Unsigned Average

Vector average using the unsigned values.

```
Description: wd[i] \leftarrow (ws[i] + wt[i]) / 2
```

The elements in vector *wt* are added to the elements in vector *ws*. The addition is done unsigned with full precision, i.e. the result has one extra bit. Unsigned division by 2 (or logical shift right by one bit) is performed before writing the result to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
AVE U.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow ave_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
AVE U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow ave_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
AVE U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow ave_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
AVE U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow ave_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function ave_u(ts, tt, n)
    t \leftarrow (0 || ts) + (0 || tt)
    return t_{n..1}
endfunction ave u
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26	25 2	3 22 21	20 16	15 11	10 6	5 0	
MSA 011110)	110	df	wt	ws	wd	3R 010000	
6		3	2	5	5	5	6	_
Format:	AVER_ AVER_ AVER_ AVER_ AVER_	S.df S.B wd S.H wd S.W wd S.D wd	ws,wt ws,wt ws,wt ws,wt					MSA MSA MSA MSA

Purpose: Vector Signed Average Rounded

Vector average rounded using the signed values.

Description: wd[i] \leftarrow (ws[i] + wt[i] + 1) / 2

The elements in vector *wt* are added to the elements in vector *ws*. The addition of the elements plus 1 (for rounding) is done signed with full precision, i.e. the result has one extra bit. Signed division by 2 (or arithmetic shift right by one bit) is performed before writing the result to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
AVER S.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow aver_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)
    endfor
AVER S.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow aver_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
AVER S.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow aver_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
AVER S.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63...64i} \leftarrow aver_s(WR[ws]_{64i+63...64i}, WR[wt]_{64i+63...64i}, 64)
    endfor
function ave s(ts, tt, n)
    t \leftarrow (ts_{n-1} \mid \mid ts) + (tt_{n-1} \mid \mid tt) + 1
    return t_{n..1}
endfunction aver s
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26	25	23 22 21	20 16	15 11	10 6	5 0	
MSA 011110)	111	df	wt	WS	wd	3R 010000	
6		3	2	5	5	5	6	-
Format:	AVER_ AVER_ AVER_ AVER_ AVER_	U.df U.B wo U.H wo U.W wo U.D wo	l,ws,wt l,ws,wt l,ws,wt l,ws,wt					MSA MSA MSA MSA

Purpose: Vector Unsigned Average Rounded

Vector average rounded using the unsigned values.

Description: wd[i] \leftarrow (ws[i] + wt[i] + 1) / 2

The elements in vector *wt* are added to the elements in vector *ws*. The addition of the elements plus 1 (for rounding) is done unsigned with full precision, i.e. the result has one extra bit. Unsigned division by 2 (or logical shift right by one bit) is performed before writing the result to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
AVER U.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow aver_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
AVER U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow aver_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
AVER U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow aver_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
AVER U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63...64i} \leftarrow aver_u(WR[ws]_{64i+63...64i}, WR[wt]_{64i+63...64i}, 64)
    endfor
function ave u(ts, tt, n)
    t \leftarrow (0 || ts) + (0 || tt) + 1
    return t<sub>n..1</sub>
endfunction aver u
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26	25	23 22 21	20 16	15 11	10 6	5 0	
MSA 01111	0	011	df	wt	ws	wd	3R 001101	
6		3	2	5	5	5	6	
Format:	BCLR.	df						
	BCLR.	B wd,w	vs,wt					MSA
	BCLR.	H wd, w	vs,wt					MSA
	BCLR.	W wd,v	vs,wt					MSA
	BCLR.	D wd, w	vs,wt					MSA

Purpose: Vector Bit Clear

Vector selected bit position clear in each element.

```
Description: wd[i] ← bit_clear(ws[i], wt[i])
```

Clear (set to 0) one bit in each element of vector *ws*. The bit position is given by the elements in *wt* modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BCLR.B
     for i in 0 .. WRLEN/8-1
          t ← WR[wt]<sub>8i+2..8i</sub>
          WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} \text{ and } (1^{7-t} \mid\mid 0 \mid\mid 1^{t})
     endfor
BCLR.H
     for i in 0 .. WRLEN/16-1
           t ← WR[wt]<sub>16i+3..16i</sub>
           WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} \text{ and } (1^{15-t} \mid\mid 0 \mid\mid 1^{t})
     endfor
BCLR.W
     for i in 0 .. WRLEN/32-1
           t ← WR[wt]<sub>321+4..321</sub>
           \texttt{WR[wd]}_{32i+31..32i} \leftarrow \texttt{WR[ws]}_{32i+31..32i} \text{ and } (\texttt{1}^{\texttt{31-t}} \mid\mid \texttt{0} \mid\mid \texttt{1}^{\texttt{t}})
     endfor
BCLR.D
     for i in 0 .. WRLEN/64-1
           t ← WR[wt]<sub>64i+5..64i</sub>
          WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} \text{ and } (1^{63-t} \mid\mid 0 \mid\mid 1^{t})
     endfor
```

Exceptions:

31	26	25	23	22		16	15 1	1	10	6	5	0
MSA 01111	A .0	0	11		df/m		WS		wd		BIT 001001	
6			3	1	7		5		5		6]
Format:	BCLRI	.df										
	BCLRI	.B w	vd,ws	s, m								MSA
	BCLRI	.H w	vd,ws	s, m								MSA
	BCLRI	.W W	/d,ws	s, m								MSA
	BCLRI	.D w	/d,ws	s, m								MSA

Purpose: Immediate Bit Clear

Immediate selected bit position clear in each element.

Description: wd[i] ← bit clear(ws[i], m)

Clear (set to 0) one bit in each element of vector ws. The bit position is given by the immediate m modulo the size of the element in bits. The result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BCLRI.B
       t ← m
       for i in 0 .. WRLEN/8-1
               \texttt{WR[wd]}_{\texttt{8i+7..8i}} \leftarrow \texttt{WR[ws]}_{\texttt{8i+7..8i}} \texttt{ and } (\texttt{1}^{\texttt{7-t}} \mid\mid \texttt{0} \mid\mid \texttt{1}^{\texttt{t}})
       endfor
BCLRI.H
       t \leftarrow m
        for i in 0 .. WRLEN/16-1
               \texttt{WR[wd]}_{16i+15..16i} \ \leftarrow \ \texttt{WR[ws]}_{16i+15..16i} \ \texttt{and} \ (\texttt{1}^{\texttt{15-t}} \ \big| \ \texttt{0} \ \big| \ \texttt{1}^{\texttt{t}})
        endfor
BCLRI.W
       \texttt{t} \leftarrow \texttt{m}
       for i in 0 .. WRLEN/32-1
               \texttt{WR[wd]}_{32i+31..32i} \leftarrow \texttt{WR[ws]}_{32i+31..32i} \text{ and } (\texttt{1}^{\texttt{31-t}} \mid\mid \texttt{0} \mid\mid \texttt{1}^{\texttt{t}})
       endfor
BCLRI.D
       \texttt{t} \leftarrow \texttt{m}
       for i in 0 .. WRLEN/64-1
               \texttt{WR[wd]}_{64i+63..64i} \leftarrow \texttt{WR[ws]}_{64i+63..64i} \texttt{ and } (\texttt{1}^{63-\texttt{t}} \mid \mid \texttt{0} \mid \mid \texttt{1}^{\texttt{t}})
       endfor
```

Exceptions:

31	26	25	23	22	21	20	16	15 1 ⁻	1 .	10	6	5	0
MSA 011110)	110	C	d	lf	wt		ws		wd		3R 001101	
6		3		2	2	5		5		5		6	
Format:	BINSL	.df											
	BINSL	.B wc	l,ws	,wt									MSA
	BINSL	.H wc	l,ws	,wt	5								MSA
	BINSL	.W wc	l,ws	,wt									MSA
	BINSL	.D wc	l,ws	,wt	2								MSA

Purpose: Vector Bit Insert Left

Vector selected left most bits copy while preserving destination right bits.

```
Description: wd[i] ← bit insert left(wd[i], ws[i], wt[i])
```

Copy most significant (left) bits in each element of vector *ws* to elements in vector *wd* while preserving the least significant (right) bits. The number of bits to copy is given by the elements in vector *wt* modulo the size of the element in bits plus 1.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BINSL.B
    for i in 0 .. WRLEN/8-1
         t ← WR[wt]<sub>8i+2..8i</sub>
         WR[wd]<sub>8i+7..8i</sub> ← WR[ws]<sub>8i+7..8i+7-t</sub> || WR[wd]<sub>8i+7-t-1..8i</sub>
    endfor
BINSL.H
    for i in 0 .. WRLEN/16-1
         t ← WR[wt]<sub>16i+3..16i</sub>
         WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i+15-t} || WR[wd]_{16i+15-t-1..16i}
    endfor
BINSL.W
    for i in 0 .. WRLEN/32-1
         t ← WR[wt]<sub>32i+4..32i</sub>
         WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i+31-t} || WR[wd]_{32i+31-t-1..32i}
    endfor
BINSL.D
    for i in 0 .. WRLEN/64-1
        t ← WR[wt]<sub>64i+5..64i</sub>
         WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i+63-t} || WR[wd]_{64i+63-t-1..64i}
    endfor
```

Exceptions:

31	26	25	23	22	16	15 11	10 6	5 0)
MSA 01111	0	1	10	df/m		ws	wd	BIT 001001	
6			3	7		5	5	6	
Format:	BINSL	I.di	f						
	BINSL	I.B	wd,w	/s,m					MSA
	BINSL	I.H	wd,w	/s,m					MSA
	BINSL	I.W	wd,w	/s,m					MSA
	BINSL	I.D	wd,w	/s,m					MSA

Purpose: Immediate Bit Insert Left

Immediate selected left most bits copy while preserving destination right bits.

```
Description: wd[i] ← bit_insert_left(wd[i], ws[i], m)
```

Copy most significant (left) bits in each element of vector *ws* to elements in vector *wd* while preserving the least significant (right) bits. The number of bits to copy is given by the immediate *m* modulo the size of the element in bits plus 1.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BINSLI.B
    t ← m
    for i in 0 .. WRLEN/8-1
        WR[wd]<sub>8i+7..8i</sub> ← WR[ws]<sub>8i+7..8i+7-t</sub> || WR[wd]<sub>8i+7-t-1..8i</sub>
    endfor
BINSLI.H
    t ← m
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i+15-t} || WR[wd]_{16i+15-t-1..16i}
    endfor
BINSLI.W
    t ← m
    for i in 0 .. WRLEN/32-1
        WR[wd]<sub>32i+31..32i</sub> ← WR[ws]<sub>32i+31..32i+31-t</sub> || WR[wd]<sub>32i+31-t-1..32i</sub>
    endfor
BINSLI.D
    t \leftarrow m
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i+63-t} || WR[wd]_{64i+63-t-1..64i}
    endfor
```

Exceptions:

31		26	25	23	22	21	20	16	15	11	10	6	5	0
	MSA 011110)	11	1		lf	wt		ws		wd		3R 001101	
	6		3			2	5		5		5		6	
F	ormat:	BINSR	.df											
		BINSR	.B wo	d,ws	s,w	t								MSA
		BINSR	.H wo	d,ws	s,w	t								MSA
		BINSR	.W wo	d,ws	5, W1	t								MSA
		BINSR	.D wo	d,ws	s,w	t								MSA

Purpose: Vector Bit Insert Right

Vector selected right most bits copy while preserving destination left bits.

```
Description: wd[i] ← bit insert right(wd[i], ws[i], wt[i])
```

Copy least significant (right) bits in each element of vector *ws* to elements in vector *wd* while preserving the most significant (left) bits. The number of bits to copy is given by the elements in vector *wt* modulo the size of the element in bits plus 1.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BINSR.B
    for i in 0 .. WRLEN/8-1
         t ← WR[wt]<sub>8i+2..8i</sub>
         WR[wd]<sub>8i+7..8i</sub> ← WR[wd]<sub>8i+7..8i+t+1</sub> || WR[ws]<sub>8i+t..8i</sub>
    endfor
BINSR.H
    for i in 0 .. WRLEN/16-1
         t ← WR[wt]<sub>16i+3..16i</sub>
         WR[wd]_{16i+15..16i} \leftarrow WR[wd]_{16i+15..16i+t+1} || WR[ws]_{16i+t..16i}
    endfor
BINSR.W
    for i in 0 .. WRLEN/32-1
         t ← WR[wt]<sub>32i+4..32i</sub>
         WR[wd]<sub>32i+31..32i</sub> ← WR[wd]<sub>32i+31..32i+t+1</sub> || WR[ws]<sub>32i+t..32i</sub>
    endfor
BINSR.D
    for i in 0 .. WRLEN/64-1
         t ← WR[wt]<sub>64i+5..64i</sub>
         WR[wd]_{64i+63..64i} \leftarrow WR[wd]_{64i+63..64i+t+1} || WR[ws]_{64i+t..64i}
    endfor
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31	26	25		23	22	16	15	11	10	6	5	0
MSA 01111	0		111		df/m		WS		wd		BIT 001001	
6		1	3		7		5		5		6	
Format:	BINSR	I.d	lf									
	BINSR	I.B	wd	, w	s,m							MSA
	BINSR	I.H	[wd	, w	s,m							MSA
	BINSR	I.W	I wd	, w	rs,m							MSA
	BINSR	I.D	wd	, w	s,m							MSA

Purpose: Immediate Bit Insert Right

Immediate selected right most bits copy while preserving destination left bits.

Description: wd[i] ← bit_insert_right(wd[i], ws[i], m)

Copy least significant (right) bits in each element of vector *ws* to elements in vector *wd* while preserving the most significant (left) bits. The number of bits to copy is given by the immediate *m* modulo the size of the element in bits plus 1.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BINSRI.B
    t ← m
     for i in 0 .. WRLEN/8-1
         WR[wd]<sub>8i+7..8i</sub> ← WR[wd]<sub>8i+7..8i+7+t+1</sub> || WR[ws]<sub>8i+t..8i</sub>
     endfor
BINSRI.H
    t ← m
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow WR[wd]_{16i+15..16i+t+1} || WR[ws]_{16i+t..16i}
     endfor
BINSRI.W
    t ← m
     for i in 0 .. WRLEN/32-1
         \texttt{WR[wd]}_{\texttt{32i+31..32i}} \leftarrow \texttt{WR[wd]}_{\texttt{32i+31..32i+t+1}} \mid \mid \texttt{WR[ws]}_{\texttt{32i+t..32i}}
     endfor
BINSRI.D
     t \leftarrow m
     for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> ← WR[wd]<sub>64i+63..64i+t+1</sub> || WR[ws]<sub>64i+t..64i</sub>
     endfor
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

31 2	6 25 21	20 16	15 11	10 6	5 0
MSA 011110	00100	wt	ws	wd	VEC 011110
6	5	5	5	5	6
Format: BMNZ BMNZ	.V .V wd,ws,wt				M

Purpose: Vector Bit Move If Not Zero

Vector mask-based copy bits on the condition mask being set.

Description: wd \leftarrow (ws AND wt) OR (wd AND NOT wt)

Copy to destination vector wd all bits from source vector ws for which the corresponding bits from target vector wt are 1 and leaves unchanged all destination bits for which the corresponding target bits are 0.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow (WR[ws] and WR[wt])$ or (WR[wd] and not WR[wt])

Exceptions:

31 26	25 24	23 16	15 11	10 6	5 0	
MSA 011110	00	i8	WS	wd	I8 000001	
6	2	8	5	5	6	1
Format: BMNZ BMNZ	I.B I.B wd	,ws,i8				MSA

Purpose: Immediate Bit Move If Not Zero

Immediate mask-based copy bits on the condition mask being set.

Description: wd[i] ← (ws[i] AND i8) OR (wd[i] AND NOT i8)

Copy to destination vector *wd* all bits from source vector *ws* for which the corresponding bits from immediate *i8* are 1 and leaves unchanged all destination bits for which the corresponding immediate bits are 0.

The operands and results are vector values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $\texttt{WR[wd]} \leftarrow (\texttt{WR[ws]}_{\texttt{8i+7..8i}} \texttt{ and } \texttt{i8}_{7..0}) \texttt{ or } (\texttt{WR[wd]}_{\texttt{8i+7..8i}} \texttt{ and } \texttt{not } \texttt{i8}_{7..0})$

Exceptions:

31	26	25	21	20 16	15 11	10 6	5 0	
MS 0111	A 10	00101		wt	ws	wd	VEC 011110	
6		5		5	5	5	6	
Format	BMZ.V	r						
BMZ.V wd,ws,wt								MSA

Purpose: Vector Bit Move If Zero

Vector mask-based copy bits on the condition mask being clear.

Description: wd \leftarrow (ws AND NOT wt) OR (wd AND wt)

Copy to destination vector *wd* all bits from source vector *ws* for which the corresponding bits from target vector *wt* are 0 and leaves unchanged all destination bits for which the corresponding target bits are 1.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow (WR[ws] and not WR[wt]) or (WR[wd] and WR[wt])$

Exceptions:
31 2	6 25 24 23		16 15	11 10	6 5	0
MSA 011110	01	i8	v	vs wd		I8 000001
6	2	8		5 5		6
Format: BMZI BMZI	.B .B wd,ws,i	.8				MSA

Purpose: Immediate Bit Move If Zero

Immediate mask-based copy bits on the condition mask being clear.

Description: wd[i] ← (ws[i] AND NOT i8) OR (wd[i] AND i8)

Copy to destination vector *wd* all bits from source vector *ws* for which the corresponding bits from immediate *i8* are 0 and leaves unchanged all destination bits for which the corresponding immediate bits are 1.

The operands and results are vector values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow (WR[ws] \text{ and not } i8_{7..0}) \text{ or } (WR[wd] \text{ and } i8_{7..0})$

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	101	df	wt	ws	wd	3R 001101	
6		3	2	5	5	5	6	-
Format:	BNEG. BNEG. BNEG. BNEG. BNEG.	df B wd,ws, H wd,ws, W wd,ws, D wd,ws,	wt wt wt wt					MSA MSA MSA MSA

Purpose: Vector Bit Negate

Vector selected bit position negate in each element.

```
Description: wd[i] ← bit_negate(ws[i], wt[i])
```

Negate (complement) one bit in each element of vector *ws*. The bit position is given by the elements in *wt* modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BNEG.B
     for i in 0 .. WRLEN/8-1
          t ← WR[wt]<sub>8i+2..8i</sub>
          WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} \text{ xor } (0^{7-t} \mid\mid 1 \mid\mid 0^{t})
     endfor
BNEG.H
     for i in 0 .. WRLEN/16-1
           t ← WR[wt]<sub>16i+3..16i</sub>
          WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} \text{ xor } (0^{15-t} \mid\mid 1 \mid\mid 0^{t})
     endfor
BNEG.W
     for i in 0 .. WRLEN/32-1
          t ← WR[wt]<sub>321+4..321</sub>
          \texttt{WR[wd]}_{32i+31..32i} \leftarrow \texttt{WR[ws]}_{32i+31..32i} \text{ xor } (\texttt{0}^{\texttt{31-t}} || \texttt{1} || \texttt{0}^{\texttt{t}})
     endfor
BNEG.D
     for i in 0 .. WRLEN/64-1
          t ← WR[wt]<sub>64i+5..64i</sub>
          WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} \text{ xor } (0^{63-t} || 1 || 0^{t})
     endfor
```

Exceptions:

31	26	25	23	22	16	15 11	10 6	5	0
MSA 01111	0	1	101	df/m		WS	wd	BIT 001001	
6			3	7		5	5	6	
Format:	BNEGI BNEGI BNEGI BNEGI BNEGI	.df .B .H .W .D	wd,ws wd,ws wd,ws wd,ws	;, m ;, m ;, m ;, m					MSA MSA MSA MSA

Purpose: Immediate Bit Negate

Immediate selected bit position negate in each element.

```
Description: wd[i] ← bit_negate(ws[i], m)
```

Negate (complement) one bit in each element of vector *ws*. The bit position is given by the immediate *m* modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BNEGI.B
       \texttt{t} \leftarrow \texttt{m}
       for i in 0 .. WRLEN/8-1
               \texttt{WR[wd]}_{\texttt{8i+7..8i}} \leftarrow \texttt{WR[ws]}_{\texttt{8i+7..8i}} \texttt{ xor } (\texttt{0}^{\texttt{7-t}} \mid \mid \texttt{1} \mid \mid \texttt{0^t})
       endfor
BNEGI.H
       \texttt{t} \leftarrow \texttt{m}
       for i in 0 .. WRLEN/16-1
              \texttt{WR[wd]}_{16i+15..16i} \leftarrow \texttt{WR[ws]}_{16i+15..16i} \texttt{ xor } (\texttt{0}^{\texttt{15-t}} \mid \mid \texttt{1} \mid \mid \texttt{0}^{\texttt{t}})
       endfor
BNEGI.W
       \texttt{t} \leftarrow \texttt{m}
       for i in 0 .. WRLEN/32-1
               \texttt{WR[wd]}_{32i+31..32i} \leftarrow \texttt{WR[ws]}_{32i+31..32i} \text{ xor } (\texttt{0}^{\texttt{31-t}} || \texttt{1} || \texttt{0}^{\texttt{t}})
       endfor
BNEGI.D
       \texttt{t} \leftarrow \texttt{m}
       for i in 0 .. WRLEN/64-1
              \texttt{WR[wd]}_{64i+63..64i} \leftarrow \texttt{WR[ws]}_{64i+63..64i} \texttt{ xor } (0^{63-t} \mid \mid 1 \mid \mid 0^t)
       endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15	0	
COP1 010001		111	df	wt	s16		
6		3	2	5	16		
Format:	BNZ.d	f					
	BNZ.B	wt,s16				Ν	ЛSA
	BNZ.H	wt,s16				Ν	ЛSA
	BNZ.W	wt,s16				N	ЛSA
	BNZ.D	wt,s16				N	ЛSA

Purpose: Immediate Branch If All Elements Are Not Zero

Immediate PC offset branch if all destination elements are not zero.

Description: if wt[i] \neq 0 for all i then branch PC-relative s16

PC-relative branch if all elements in wt are not zero.

The branch instruction has a delay slot. *s16* is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

Operation:

```
BNZ.B
branch(WR[wt]<sub>8i+7..8i</sub> ≠ 0 for all i, s16)
BNZ.H
branch(WR[wt]<sub>16i+15..16i</sub> ≠ 0 for all i, s16)
BNZ.W
branch(WR[wt]<sub>32i+31..32i</sub> ≠ 0 for all i, s16)
BNZ.D
branch(WR[wt]<sub>64i+63..64i</sub> ≠ 0 for all i, s16)
function branch(cond, offset)
if cond then
I: target_offset ← (offset<sub>9</sub>)<sup>GPRLEN-12</sup> || offset<sub>9..0</sub> || 0<sup>^2</sup>2
I+1: PC ← PC + target_offset
endif
endfunction branch
```

Exceptions:

31	26	25	21 20	0 16	15 (3
COP1 010001		01111		wt	s16	
6		5		5	16	
Format:	BNZ.V BNZ.V	wt,s16				MSA

Purpose: Immediate Branch If Not Zero (At Least One Element of Any Format Is Not Zero)

Immediate PC offset branch if destination vector is not zero.

Description: if wt ≠ 0 then branch PC-relative s16

PC-relative branch if at least one bit in wt is not zero, i.e at least one element is not zero regardless of the data format.

The branch instruction has a delay slot. *s16* is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

Operation:

```
branch(WR[wt] ≠ 0, s16)
function branch(cond, offset)
    if cond then
        I: target_offset ← (offset<sub>9</sub>)<sup>GPRLEN-12</sup> || offset<sub>9..0</sub> || 0<sup>^2</sup>
        I+1: PC ← PC + target_offset
        endif
endfunction branch
```

Exceptions:

MSA

31	26 2	25 21	20 16	15 11	10 6	5 0
MSA 011110		00110	wt	ws	wd	VEC 011110
6		5	5	5	5	6
E-mail as						

Format: BSEL.V BSEL.V wd,ws,wt

Purpose: Vector Bit Select

Vector mask-based copy bits from two source vectors selected by the bit mask value

Description: wd ← (ws AND NOT wd) OR (wt AND wd)

Selectively copy bits from the source vectors *ws* and *wt* into destination vector *wd* based on the corresponding bit in *wd*: if 0 copies the bit from *ws*, if 1 copies the bit from *wt*.

Restrictions:

The operands and results are bit vector values.

Operation:

 $WR[wd] \leftarrow (WR[ws] \text{ and not } WR[wd]) \text{ or } (WR[wt] \text{ and } WR[wd])$

Exceptions:

31	26	25 24	23	16 15 1	1 10	6 5 0	
MSA 011110		10	i8	ws	wd	I8 000001	
6		2	8	5	5	6	
Format:	BSELI	.B					МСА
	RZELT	.в wa	,WS,18				INISA

Purpose: Immediate Bit Select

Immediate mask-based copy bits from two source vectors selected by the bit mask value

Description: wd ← (ws AND NOT wd) OR (i8 AND wd)

Selectively copy bits from the the 8-bit immediate *i*8 and source vector *ws* into destination vector *wd* based on the corresponding bit in *wd*: if 0 copies the bit from *ws*, if 1 copies the bit from *i*8.

Restrictions:

The operands and results are bit vector values.

Operation:

```
for i in 0 .. WRLEN/8-1

WR[wd]<sub>8i+7..8i</sub> \leftarrow

(WR[ws]<sub>8i+7..8i</sub> and not WR[wd]<sub>8i+7..8i</sub>) or (i8<sub>7..0</sub> and WR[wd]<sub>8i+7..8i</sub>)

endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 01111	0	100	df	wt	ws	wd	3R 001101	
6		3	2	5	5	5	6	
Format:	BSET.	df						
	BSET.	B wd,ws,	wt					MSA
	BSET.	H wd,ws,	,wt					MSA
	BSET.	W wd,ws,	,wt					MSA
	BSET.	D wd,ws,	,wt					MSA

Purpose: Vector Bit Set

Vector selected bit position set in each element.

```
Description: wd[i] ← bit_set(ws[i], wt[i])
```

Set to 1 one bit in each element of vector *ws*. The bit position is given by the elements in *wt* modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BSET S.B
     for i in 0 .. WRLEN/8-1
          t ← WR[wt]<sub>8i+2..8i</sub>
          \texttt{WR[wd]}_{\texttt{8i+7..8i}} \leftarrow \texttt{WR[ws]}_{\texttt{8i+7..8i}} \text{ or } (\texttt{0}^{\texttt{7-t}} \mid \mid \texttt{1} \mid \mid \texttt{0}^{\texttt{t}})
     endfor
BSET S.H
     for i in 0 .. WRLEN/16-1
           t ← WR[wt]<sub>16i+3..16i</sub>
          WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} \text{ or } (0^{15-t} || 1 || 0^{t})
     endfor
BSET S.W
     for i in 0 .. WRLEN/32-1
          t ← WR[wt]<sub>32i+4..32i</sub>
          WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} \text{ or } (0^{31-t} || 1 || 0^{t})
     endfor
BSET S.D
     for i in 0 .. WRLEN/64-1
          t ← WR[wt]<sub>64i+5..64i</sub>
          WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} \text{ or } (0^{63-t} || 1 || 0^{t})
     endfor
```

Exceptions:

31	26	25		23	22	16	15	11	10		6	5	0
MSA 01111	0		100		df	'n		WS		wd		BIT 001001	
6			3		-	7	1	5	1	5		6	
Format:	BSETI	.df											
	BSETI	.B	wd,	ws	, m								MSA
	BSETI	.H	wd,	ws	, m								MSA
	BSETI	.W	wd,	ws	, m								MSA
	BSETI	.D	wd,	ws	, m								MSA

Purpose: Immediate Bit Set

Immediate selected bit position set in each element.

Description: wd[i] ← bit_set(ws[i], m)

Set to 1 one bit in each element of vector *ws*. The bit position is given by the immediate *m*. The result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BSETI_S.B
     t \leftarrow m
     for i in 0 .. WRLEN/8-1
           \texttt{WR[wd]}_{\texttt{8i+7..8i}} \leftarrow \texttt{WR[ws]}_{\texttt{8i+7..8i}} \text{ or } (\texttt{0}^{\texttt{7-t}} \mid\mid \texttt{1} \mid\mid \texttt{0}^{\texttt{t}})
     endfor
BSETI_S.H
     t \leftarrow m
      for i in 0 .. WRLEN/16-1
           WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} \text{ or } (0^{15-t} || 1 || 0^t)
      endfor
BSETI_S.W
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/32-1
           \texttt{WR[wd]}_{32i+31..32i} \leftarrow \texttt{WR[ws]}_{32i+31..32i} \text{ or } (0^{31-t} || 1 || 0^t)
      endfor
BSETI_S.D
      t \leftarrow m
      for i in 0 .. WRLEN/64-1
           \texttt{WR[wd]}_{64i+63..64i} \leftarrow \texttt{WR[ws]}_{64i+63..64i} \text{ or } (0^{63-t} || 1 || 0^t)
      endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15	0
COP1 01000	1	110	df	wt	s16	
6		3	2	5	16	
Format:	BZ.df					
	BZ.B	wt,s16				MSA
	BZ.H	wt,s16				MSA
	BZ.W	wt,s16				MSA
	BZ.D	wt,s16				MSA

Purpose: Immediate Branch If At Least One Element Is Zero

Immediate PC offset branch if at least one destination element is zero.

Description: if wt[i] = 0 for some i then branch PC-relative s16

PC-relative branch if at least one element in wt is zero.

The branch instruction has a delay slot. *s16* is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

Operation:

```
BZ.B
    for i in 0 .. WRLEN/8-1
       branch(WR[wt]_{8i+7}, s_i = 0, s16)
    endfor
BZ.H
    for i in 0 .. WRLEN/16-1
        branch(WR[wt]_{16i+15..16i} = 0, s16)
    endfor
BZ.W
    for i in 0 .. WRLEN/32-1
       branch(WR[wt]_{32i+31..32i} = 0, s16)
    endfor
BZ.D
    for i in 0 .. WRLEN/64-1
        branch(WR[wt]_{64i+63..64i} = 0, s16)
    endfor
function branch(cond, offset)
    if cond then
        I: target offset \leftarrow (offset<sub>9</sub>)<sup>GPRLEN-12</sup> || offset<sub>9 0</sub> || 0<sup>^2</sup>2
        I+1: PC \leftarrow PC + target offset
    endif
endfunction branch
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

31	26	25	21 20 16	3 15	0
COP: 01000	1)1	01011	wt	s16	
6		5	5	16	
Format:	BZ.V				
	BZ.V	wt,s16			MSA

Purpose: Immediate Branch If Zero (All Elements of Any Format Are Zero)

Immediate PC offset branch if destination vector is zero.

Description: if wt = 0 then branch PC-relative s16

PC-relative branch if all wt bits are zero, i.e. all elements are zero regardless of the data format.

The branch instruction has a delay slot. *s16* is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

Operation:

```
branch(WR[wt] = 0, s16)
function branch(cond, offset)
    if cond then
        I: target_offset ← (offset<sub>9</sub>)<sup>GPRLEN-12</sup> || offset<sub>9..0</sub> || 0<sup>^2</sup>
        I+1: PC ← PC + target_offset
        endif
endfunction branch
```

Exceptions:

31	26	25	23	22 21	20	16	15 11	10	6	5	0
MSA 0111	A .0	00	00	df	wt		ws	wd		3R 001111	
6		:	3	2	5		5	5		6	
Format:	CEQ.d	f									
	CEQ.E	wd,	ws,w	/t							MSA
	CEQ.H	wd,	ws,w	rt							MSA
	CEQ.W	wd,	ws,w	rt.							MSA
	CEQ.D	wd,	ws,w	rt.							MSA

Purpose: Vector Compare Equal

Vector to vector compare for equality; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] = wt[i])

Set all bits to 1 in wd elements if the corresponding ws and wt elements are equal, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CEQ.B
        for i in 0 .. WRLEN/8-1
               c ← WR[ws]<sub>8i+7..8i</sub> = WR[wt]<sub>8i+7..8i</sub>
                WR[wd]<sub>8i+7..8i</sub> \leftarrow c<sup>8</sup>
        endfor
CEQ.H
        for i in 0 .. WRLEN/16-1
               \begin{array}{l} c \ \leftarrow \ \texttt{WR}\,[\texttt{ws}]_{16i+15..16i} \ = \ \texttt{WR}\,[\texttt{wt}]_{16i+15..16i} \\ \texttt{WR}\,[\texttt{wd}]_{16i+15..16i} \ \leftarrow \ c^{16} \end{array}
        endfor
CEQ.W
        for i in 0 .. WRLEN/32-1
               \begin{array}{l} c \ \leftarrow \ \mathtt{WR}\,[\mathtt{ws}]_{32i+31\ldots 32i} \ = \ \mathtt{WR}\,[\mathtt{wt}]_{32i+31\ldots 32i} \\ \mathtt{WR}\,[\mathtt{wd}]_{32i+31\ldots 32i} \ \leftarrow \ c^{32} \end{array}
        endfor
CEQ.D
        for i in 0 .. WRLEN/64-1
               c \leftarrow WR[ws]_{64i+63..64i} = WR[wt]_{64i+63..64i}WR[wd]_{64i+63..64i} \leftarrow c^{64}
        endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 01111	0	000	df	s5	ws	wd	I5 000111	
6		3	2	5	5	5	6	
Format:	CEQI.	df						
	CEQI.	B wd,ws,	s5					MSA
	CEQI.	H wd,ws,	s5					MSA
	CEQI.	W wd,ws,	s5					MSA
	CEQI.	D wd,ws,	s5					MSA

Purpose: Immediate Compare Equal

Immediate to vector compare for equality; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] = s5)$

Set all bits to 1 in *wd* elements if the corresponding *ws* element and the 5-bit signed immediate *s5* are equal, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CEOI.B
      t \leftarrow (s5_4)^3 || s5_{4..0}
       for i in 0 .. WRLEN/8-1
              c \leftarrow WR[ws]_{8i+7..8i} = t
WR[wd]<sub>8i+7..8i</sub> \leftarrow c^8
       endfor
CEQI.H
      t \leftarrow (s5_4)^{11} || s5_{4..0}
for i in 0 .. WRLEN/16-1
             c \leftarrow WR[ws]_{16i+15..16i} = tWR[wd]_{16i+15..16i} \leftarrow c^{16}
       endfor
CEQI.W
      t \leftarrow (s5<sub>4</sub>)<sup>27</sup> || s5<sub>4..0</sub>
for i in 0 .. WRLEN/32-1
             c \leftarrow WR[ws]_{32i+31..32i} = t
              WR [wd]_{32i+31..32i} \leftarrow c^{32}
       endfor
CEQI.D
       t \leftarrow (s5<sub>4</sub>)<sup>59</sup> || s5<sub>4..0</sub>
for i in 0 .. WRLEN/64-1
              c \leftarrow WR[ws]_{64i+63..64i} = t
              WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
       endfor
```

Exceptions:

3	1 26	25 16	15 11	10 6	5 0	(
	MSA 011110	0001111110	cs	rd	ELM 011001	
	6	10	5	5	6	_
	Format: CFCMS	A				

CFCMSA rd,cs

MSA

Purpose: GPR Copy from MSA Control Register

GPR value copied from MSA control register.

Description: rd ← cs

The content of MSA control register cs is copied to GPR rd.

Restrictions:

The read operation returns ZERO if cs specifies a reserved register or a register that does not exist.

Operation:

```
if cs = 0 then
   GPR[rd] ← MSAIR
elseif cs = 1 then
   GPR[rd] ← MSACSR
elseif MSAIR_{WRP} = 1 then
   if cs = 2 then
      if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
      endif
      GPR[rd] \leftarrow MSAAccess
   elseif cs = 3 then
      if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
      endif
      GPR[rd] ← MSASave
   elseif cs = 4 then
      if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
      endif
      GPR[rd] ← MSAModify
   elseif cs = 5 then
      if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
      endif
      GPR[rd] ← MSARequest
   elseif cs = 6 then
      if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
      endif
      GPR[rd] ← MSAMap
   elseif cs = 7 then
      if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
      endif
      GPR[rd] ← MSAUnmap
   else
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

```
GPR[rd] = 0
endif
else
GPR[rd] = 0
endif
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception. Coprocessor 0 Unusable Exception.

31	26	25 2	3 22 21	20 16	15 11	10 6	5 0	
MSA 01111	0	100	df	wt	ws	wd	3R 001111	
6		3	2	5	5	5	6	
Format:	CLE S	.df						
	CLE_S	.B wd,w	s,wt					MSA
	CLE_S	.H wd,w	s,wt					MSA
	CLE_S	.W wd,w	s,wt					MSA
	CLE_S	.D wd,w	s,wt					MSA

Purpose: Vector Compare Signed Less Than or Equal

Vector to vector compare for signed less or equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <= wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* elements are signed less than or equal to *wt* elements, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLE S.B
       for i in 0 .. WRLEN/8-1
              c ← WR[ws]<sub>8i+7..8i</sub> <= WR[wt]<sub>8i+7..8i</sub>
              WR[wd]<sub>8i+7..8i</sub> \leftarrow c^8
       endfor
CLE S.H
       for i in 0 .. WRLEN/16-1
               \begin{array}{l} c \ \leftarrow \ \texttt{WR}\,\texttt{[ws]}_{16i+15\ldots 16i} \ <= \ \texttt{WR}\,\texttt{[wt]}_{16i+15\ldots 16i} \\ \texttt{WR}\,\texttt{[wd]}_{16i+15\ldots 16i} \ \leftarrow \ c^{16} \end{array}
        endfor
CLE S.W
        for i in 0 .. WRLEN/32-1
              c ← WR[ws]<sub>32i+31..32i</sub> <= WR[wt]<sub>32i+31..32i</sub>
              WR [wd] _{32i+31...32i} \leftarrow c^{32}
       endfor
CLE S.D
        for i in 0 .. WRLEN/64-1
               \begin{array}{l} c \ \leftarrow \ \texttt{WR}\,\texttt{[ws]}_{64i+63\ldots 64i} \ <= \ \texttt{WR}\,\texttt{[wt]}_{64i+63\ldots 64i} \\ \texttt{WR}\,\texttt{[wd]}_{64i+63\ldots 64i} \ \leftarrow \ c^{64} \end{array}
       endfor
```

Exceptions:

31 26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110	101	df	wt	ws	wd	3R 001111	
6	3	2	5	5	5	6	1
Format: CLE_U CLE_U CLE_U CLE_U CLE_U	J.df J.B wd,ws J.H wd,ws J.W wd,ws J.D wd,ws	5,wt 5,wt 5,wt 5,wt					MSA MSA MSA MSA

Purpose: Vector Compare Unsigned Less Than or Equal

Vector to vector compare for unsigned less or equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <= wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* elements are unsigned less than or equal to *wt* elements, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLE U.B
   for i in 0 .. WRLEN/8-1
     c \leftarrow (0 || WR[ws]_{8i+7..8i}) <= (0 || WR[wt]_{8i+7..8i})
      WR[wd]_{8i+7...8i} \leftarrow c^8
   endfor
CLE U.H
   for i in 0 .. WRLEN/16-1
      endfor
CLE U.W
   for i in 0 .. WRLEN/32-1
      c \leftarrow (0 || WR[ws]_{32i+31..32i}) <= (0 || WR[wt]_{32i+31..32i})
      WR[wd]<sub>32i+31..32i</sub> \leftarrow c<sup>32</sup>
   endfor
CLE U.D
   for i in 0 .. WRLEN/64-1
      endfor
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26	25 2	3 22 21	20 16	15 11	10 6	5 0	
MSA 01111	0	100	df	s5	WS	wd	I5 000111	
6		3	2	5	5	5	6	
Format:	CLEI_ CLEI_ CLEI_ CLEI_ CLEI_	S.df S.B wd, S.H wd, S.W wd, S.D wd,	ws,s5 ws,s5 ws,s5 ws,s5					MSA MSA MSA MSA

Purpose: Immediate Compare Signed Less Than or Equal

Immediate to vector compare for signed less or equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <= s5)

Set all bits to 1 in *wd* elements if the corresponding *ws* element is less than or equal to the 5-bit signed immediate *s5*, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLEI_S.B
      t \leftarrow (s5_4)^3 || s5_{4..0}
      for i in 0 .. WRLEN/8-1
             c \leftarrow WR[ws]_{8i+7..8i} <= t
WR[wd]<sub>8i+7..8i</sub> \leftarrow c^8
      endfor
CLEI S.H
      t \leftarrow (s5_4)^{11} \mid \mid s5_{4..0}
for i in 0 .. WRLEN/16-1
             c \leftarrow WR[ws]_{16i+15..16i} <= tWR[wd]_{16i+15..16i} \leftarrow c^{16}
      endfor
CLEI S.W
      t \leftarrow (s5<sub>4</sub>)<sup>27</sup> || s5<sub>4..0</sub>
for i in 0 .. WRLEN/32-1
             c \leftarrow WR[ws]_{32i+31..32i} <= t
             WR[wd]_{32i+31..32i} \leftarrow c^{32}
      endfor
CLEI S.D
      t \leftarrow (s5_4)^{59} || s5_4...0_{for i in 0} ... WRLEN/64-1
             c ← WR[ws]<sub>64i+63..64i</sub> <= t
             WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
      endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	101	df	u5	ws	wd	I5 000111	
6		3	2	5	5	5	6	
Format:	CLEI_	U.df						
	CLEI_	U.B wd,w	vs,u5					MSA
	CLEI_	U.H wd,w	vs,u5					MSA
	CLEI_	U.W wd,w	vs,u5					MSA
	CLEI_	U.D wd,	vs,u5					MSA

Purpose: Immediate Compare Unsigned Less Than or Equal

Immediate to vector compare for unsigned less or equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <= u5)

Set all bits to 1 in wd elements if the corresponding ws element is unsigned less than or equal to the 5-bit unsigned immediate u5, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLEI U.B
     t \leftarrow 0^3 \mid \mid u_{5_{4..0}}
      for i in 0 .. WRLEN/8-1
            c \leftarrow (0 || WR[ws]_{8i+7..8i}) <= (0 || t)
            WR[wd]<sub>8i+7..8i</sub> \leftarrow c<sup>8</sup>
      endfor
CLEI U.H
      t \leftarrow 0^{11} \mid \mid u5_{4..0}
      for i in 0 .. WRLEN/16-1
           c \leftarrow (0 || WR[ws]_{16i+15..16i}) <= (0 || t)
WR[wd]_{16i+15..16i} \leftarrow c^{16}
      endfor
CLEI U.W
      t \leftarrow 0^{27} || u5_{4..0}
      for i in 0 .. WRLEN/32-1
            \begin{array}{l} c \ \leftarrow \ \text{WR}\left[\text{ws}\right]_{32i+31\ldots 32i} \ <= \ (0 \ \left| \ \right| \ t) \\ \text{WR}\left[\text{wd}\right]_{32i+31\ldots 32i} \ \leftarrow \ c^{32} \end{array}
      endfor
CLEI U.D
      t \leftarrow 0^{59} || u_{54..0}
      for i in 0 .. WRLEN/64-1
            c \leftarrow WR[ws]_{64i+63..64i} <= (0 || t)
             WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
      endfor
```

Exceptions:

31	26	25	23	22	21	20	16	15	11	10	6	5	0
MSA 01111	0	010)	d	lf	wt		WS		wd		3R 001111	
6		3		2	2	5		5		5		6	
Format:	CLT S	.df											
	CLT_S	.B wd	,ws	,wt									MSA
	CLT_S	.H wd	,ws	,wt	:								MSA
	CLT_S	.W wd	,ws	,wt									MSA
	CLT_S	.D wd	,ws	,wt	:								MSA

Purpose: Vector Compare Signed Less Than

Vector to vector compare for signed less than; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] < wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* elements are signed less than *wt* elements, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLT S.B
        for i in 0 .. WRLEN/8-1
                 c ← WR[ws]<sub>8i+7..8i</sub> < WR[wt]<sub>8i+7..8i</sub>
                 WR[wd]<sub>8i+7..8i</sub> \leftarrow c^8
         endfor
CLT S.H
         for i in 0 .. WRLEN/16-1
                 \begin{array}{l} c \ \leftarrow \ \texttt{WR}\,[\texttt{ws}]_{16i+15\ldots 16i} \ < \ \texttt{WR}\,[\texttt{wt}]_{16i+15\ldots 16i} \\ \texttt{WR}\,[\texttt{wd}]_{16i+15\ldots 16i} \ \leftarrow \ c^{16} \end{array}
         endfor
CLT S.W
         for i in 0 .. WRLEN/32-1
                 \begin{array}{l} c \ \leftarrow \ \mathtt{WR\,[ws]_{32i+31\ldots 32i}} < \ \mathtt{WR\,[wt]_{32i+31\ldots 32i}} \\ \mathtt{WR\,[wd]_{32i+31\ldots 32i}} \ \leftarrow \ c^{32} \end{array}
         endfor
CLT S.D
         for i in 0 .. WRLEN/64-1
                 \begin{array}{l} c \ \leftarrow \ \texttt{WR}\,[\texttt{ws}]_{64i+63\ldots 64i} \ < \ \texttt{WR}\,[\texttt{wt}]_{64i+63\ldots 64i} \\ \texttt{WR}\,[\texttt{wd}]_{64i+63\ldots 64i} \ \leftarrow \ c^{64} \end{array}
         endfor
```

Exceptions:

31	26	25	23	22 21	20	16	15	11	10	6	5	0
MSA 01111	A 10	01	1	df	wt		ws		wd		3R 001111	
6		3		2	5		5		5		6	
Format:	CLT U	.df										
	CLT_U	.B wo	l,ws	,wt								MSA
	CLT_U	.H we	l,ws	,wt								MSA
	CLT_U	.W we	l,ws	,wt								MSA
	CLT_U	.D wo	l,ws	,wt								MSA

Purpose: Vector Compare Unsigned Less Than

Vector to vector compare for unsigned less than; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] < wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* elements are unsigned less than *wt* elements, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLT U.B
     for i in 0 .. WRLEN/8-1
         c \leftarrow (0 || WR[ws]_{\frac{8i+7..8i}{o}}) < (0 || WR[wt]_{\frac{8i+7..8i}{o}})
          WR[wd]_{8i+7...8i} \leftarrow c^8
     endfor
CLT U.H
     for i in 0 .. WRLEN/16-1
          \begin{array}{l} c \ \leftarrow \ (0 \ \mid \mid \ \texttt{WR}[\texttt{ws}]_{16i+15..16i}) \ < \ (0 \ \mid \mid \ \texttt{WR}[\texttt{wt}]_{16i+15..16i}) \\ \texttt{WR}[\texttt{wd}]_{16i+15..16i} \ \leftarrow \ c^{16} \end{array}
     endfor
CLT U.W
     for i in 0 .. WRLEN/32-1
          c \leftarrow (0 || WR[ws]_{32i+31..32i}) < (0 || WR[wt]_{32i+31..32i})
          WR[wd]<sub>32i+31..32i</sub> \leftarrow c<sup>32</sup>
     endfor
CLT U.D
     for i in 0 .. WRLEN/64-1
          endfor
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26	25 2	3 22 21	20 16	15 11	10 6	5 0	
MSA 011110)	010	df	s5	ws	wd	I5 000111	
6		3	2	5	5	5	6	1
Format:	CLTI_ CLTI	_S.df S.B wd,	ws,s5					MSA
	CLTI	S.H wd,	ws,s5					MSA
	CLTI_ CLTI_	S.W wd, S.D wd,	ws,s5 ws,s5					MSA MSA

Purpose: Immediate Compare Signed Less Than

Immediate to vector compare for signed less than; if true all destination bits are set, otherwise clear.

Description: wd[i] \leftarrow (ws[i] < s5)

Set all bits to 1 in *wd* elements if the corresponding *ws* element is less than the 5-bit signed immediate *s5*, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLTI_S.B
        t \leftarrow (s5_4)^3 || s5_{4..0}
         for i in 0 .. WRLEN/8-1
                   c \leftarrow WR[ws]_{8i+7..8i} < t
WR[wd]<sub>8i+7..8i</sub> \leftarrow c^8
         endfor
CLTI S.H
         t \leftarrow (s5_4)^{11} \mid \mid s5_{4..0}
for i in 0 .. WRLEN/16-1
                   \begin{array}{l} c \ \leftarrow \ \texttt{WR}\left[\texttt{ws}\right]_{\texttt{16i+15..16i}} < \texttt{t} \\ \texttt{WR}\left[\texttt{wd}\right]_{\texttt{16i+15..16i}} \ \leftarrow \ \texttt{c}^{\texttt{16}} \end{array}
         endfor
CLTI S.W
         t \leftarrow (s5<sub>4</sub>)<sup>27</sup> || s5<sub>4..0</sub>
for i in 0 .. WRLEN/32-1
                  \begin{array}{l} c \ \leftarrow \ \texttt{WR}\left[\texttt{ws}\right]_{32i+31\ldots 32i} < t \\ \texttt{WR}\left[\texttt{wd}\right]_{32i+31\ldots 32i} \ \leftarrow \ c^{32} \end{array}
          endfor
CLTI S.D
         t \leftarrow (s5_4)^{59} || s5_4...0_{for i in 0} ... WRLEN/64-1
                   c ← WR[ws]<sub>64i+63..64i</sub> < t
                    WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
          endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	011	df	u5	WS	wd	I5 000111	
6		3	2	5	5	5	6	
Format:	CLTI_ CLTI_ CLTI_ CLTI_ CLTI_	U.df U.B wd, U.H wd, U.W wd, U.D wd,	ws,u5 ws,u5 ws,u5 ws,u5				N N N	MSA MSA MSA MSA

Purpose: Immediate Compare Unsigned Less Than

Immediate to vector compare for unsigned less than; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] < u5)

Set all bits to 1 in wd elements if the corresponding ws element is unsigned less than the 5-bit unsigned immediate u5, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLTI U.B
     t \leftarrow 0^3 \mid \mid u_{5_{4..0}}
      for i in 0 .. WRLEN/8-1
            c \leftarrow (0 || WR[ws]_{8i+7..8i}) < (0 || t)
            WR[wd]<sub>8i+7..8i</sub> \leftarrow c<sup>8</sup>
      endfor
CLTI U.H
      t \leftarrow 0^{11} \mid \mid u5_{4..0}
      for i in 0 .. WRLEN/16-1
            c \leftarrow (0 || WR[ws]_{16i+15..16i}) < (0 || t)
WR[wd]_{16i+15..16i} \leftarrow c^{16}
      endfor
CLTI U.W
      t \leftarrow 0^{27} || u_{5_{4..0}}
      for i in 0 .. WRLEN/32-1
            \begin{array}{l} c \ \leftarrow \ \texttt{WR}\left[\texttt{ws}\right]_{32i+31..32i} < (0 \ \left| \right. \right| \ t) \\ \texttt{WR}\left[\texttt{wd}\right]_{32i+31..32i} \ \leftarrow \ c^{32} \end{array}
      endfor
CLTI U.D
      t \leftarrow 0^{59} || u_{54..0}
      for i in 0 .. WRLEN/64-1
            c \leftarrow WR[ws]_{64i+63..64i} < (0 || t)
             WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
      endfor
```

Exceptions:

31	26	25	22 21	16	15 11	10 6	5	0
MSA 01111	0	0010		df/n	WS	rd	ELM 011001	
6		4		6	5	5	6	
Format:	COPY_ COPY_ COPY	S.df S.B rd,w S.H rd,w	s [n] s [n]					MSA MSA
	COPY	S.W rd,w	s[n]					MSA

Purpose: Element Copy to GPR Signed

Element value sign extended and copied to GPR.

Description: rd ← signed(ws[n])

Sign-extend element *n* of vector *ws* and copy the result to GPR *rd*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
\begin{array}{l} \text{COPY\_S.B} \\ & \text{GPR[rd]} \leftarrow \text{sign\_extend(WR[ws]_{8n+7..8n}, 32)} \\ \\ \text{COPY\_S.H} \\ & \text{GPR[rd]} \leftarrow \text{sign\_extend(WR[ws]_{16n+15..16n}, 32)} \\ \\ \text{COPY\_S.W} \\ & \text{GPR[rd]} \leftarrow \text{WR[ws]_{32n+31..32n}} \\ \\ \text{function sign\_extend(tt, n)} \\ & \text{return (tt_{n-1})}^{\text{GPRLEN-n}} \mid \mid \text{tt}_{n-1..0} \\ \\ \text{endfunction sign\_extend} \end{array}
```

Exceptions:

MSA

MSA

31	26	25 22	21 16	15 11	10 6	5 0
MSA 011110		0011	df/n	ws	rd	ELM 011001
6		4	6	5	5	6

Format: COPY_U.df COPY_U.B rd,ws[n] COPY_U.H rd,ws[n]

Purpose: Element Copy to GPR Unsigned

Element value zero extended and copied to GPR.

Description: rd ← unsigned(ws[n])

Zero-extend element *n* of vector *ws* and copy the result to GPR *rd*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

Exceptions:

31	26 25	16 15 11	10 6	5 0
MSA 011110	0000111110	rs	cd	ELM 011001
6	10	5	5	6
Format: CTC	MSA MSA cd.rs			MSA

Purpose: GPR Copy to MSA Control Register

GPR value copied to MSA control register.

Description: cd ← rs

The content of GPR rs is copied to MSA control register cd.

Writing to the MSA Control and Status Register *MSACSR* causes the appropriate exception if any Cause bit and its corresponding Enable bit are both set. The register is written before the exception occurs and the EPC register contains the address of the CTCMSA instruction.

Restrictions:

The write attempt is IGNORED if *cd* specifies a reserved register or a register that does not exist or is not writable.

Operation:

```
if cd = 1 then
   MSACSR \leftarrow GPR[rs]
   if MSACSR_{Cause} and (1 || MSACSR_{Enables}) \neq 0 then
      SignalException (MSAFloatingPointException)
   endif
elseif MSAIR<sub>WRP</sub> = 1 then
   if cd = 3 then
      if not IsCoprocessorEnabled(0) then
          SignalException (CoprocessorUnusableException, 0)
       endif
      MSASave \leftarrow GPR[rs]
   elseif cd = 4 then
      if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
      endif
      MSAModify ← GPR[rs]
   elseif cd = 6 then
       if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
      endif
      MSAMap ← GPR[rs]
   elseif cd = 7 then
       if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
      endif
      endif
endif
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception. Coprocessor 0 Unusable

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Exception.

31	26	25	23 22 21	20 16	15 11	10 6	5 0		
MSA 011110)	100	df	wt	ws	wd	3R 010010		
6		3	2	5	5	5	6		
Format:	DIV_S	.df							
	DIV S.B wd,ws,wt								
	DIV_S.H wd,ws,wt								
	DIV_S.W wd,ws,wt								
	DIV_S	.D wd,	ws,wt					MSA	

Purpose: Vector Signed Divide

Vector signed divide.

Description: wd[i] ← ws[i] div wt[i]

The signed integer elements in vector *ws* are divided by signed integer elements in vector *wt*. The result is written to vector *wd*. If a divisor element vector *wt* is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DIV S.B
    for i in 0 .. WRLEN/8-1
              WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} div WR[wt]_{8i+7..8i}
    endfor
DIV S.H
    for i in 0 .. WRLEN/16-1
         WR[wd]<sub>16i+15..16i</sub> \leftarrow WR[ws]<sub>16i+15..16i</sub> div WR[wt]<sub>16i+15..16i</sub>
     endfor
DIV S.W
     for i in 0 .. WRLEN/32-1
         WR[wd]<sub>32i+31..32i</sub> \leftarrow WR[ws]<sub>32i+31..32i</sub> div WR[wt]<sub>32i+31..32i</sub>
     endfor
DIV S.D
     for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> ← WR[ws]<sub>64i+63..64i</sub> div WR[wt]<sub>64i+63..64i</sub>
    endfor
```

Exceptions:

31	26	25	23	22 21	20 10	6 1 5 1	1 10	6	5	0
MSA 011110		101		df	wt	ws	wd		3R 010010	
6		3		2	5	5	5		6	
Format:	DIV U	.df								
	DIV U.B wd,ws,wt									MSA
:	DIV_U.H wd,ws,wt									MSA
	DIV_U.W wd,ws,wt								MSA	
:	DIV_U	.D wd	ws	,wt						MSA

Purpose: Vector Unsigned Divide

Vector unsigned divide.

Description: wd[i] ← ws[i] udiv wt[i]

The unsigned integer elements in vector *ws* are divided by unsigned integer elements in vector *wt*. The result is written to vector *wd*. If a divisor element vector *wt* is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DIV U.B
    for i in 0 .. WRLEN/8-1
              WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} udiv WR[wt]_{8i+7..8i}
    endfor
DIV U.H
    for i in 0 .. WRLEN/16-1
         WR[wd]<sub>16i+15..16i</sub> ← WR[ws]<sub>16i+15..16i</sub> udiv WR[wt]<sub>16i+15..16i</sub>
    endfor
DIV U.W
    for i in 0 .. WRLEN/32-1
         WR[wd]<sub>32i+31..32i</sub> ← WR[ws]<sub>32i+31..32i</sub> udiv WR[wt]<sub>32i+31..32i</sub>
     endfor
DIV U.D
    for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> ← WR[ws]<sub>64i+63..64i</sub> udiv WR[wt]<sub>64i+63..64i</sub>
    endfor
```

Exceptions:

31	26	25 2	3 22 21	20 16	15 11	10 6	5 0	
MSA 011110)	000	df	wt	WS	wd	3R 010011	
6		3	2	5	5	5	6	,
Format:	DOTP_ DOTP_ DOTP_ DOTP_	S.df S.H wd, S.W wd, S.D wd,	ws,wt ws,wt ws,wt					MSA MSA MSA

Purpose: Vector Signed Dot Product

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) to double width elements.

```
Description: (wd[2i+1], wd[2i]) ← signed(ws[2i+1]) * signed(wt[2i+1]) + signed(ws[2i]) *
signed(wt[2i])
```

The signed integer elements in vector *wt* are multiplied by signed integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added and stored to the destination.

The operands are values in integer data format half the size of df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DOTP S.H
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow dotp_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
    endfor
DOTP S.W
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31...32i} \leftarrow dotp_s(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 16)
    endfor
DOTP S.D
    for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow dotp_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
    endfor
function mulx s(ts, tt, n)
    s \leftarrow (ts_{n-1})^n \mid \mid ts_{n-1..0}
    t \leftarrow (tt_{n-1})^n \mid \mid tt_{n-1..0}
    p \leftarrow s * t
    return p_{2n-1..0}
endfunction mulx_s
function dotp_s(ts, tt, n)
    p1 \leftarrow mulx_s(ts_{2n-1..n}, tt_{2n-1..n}, n)
    p0 \leftarrow mulx_s(ts_{n-1..0}, tt_{n-1..0}, n)
    p \leftarrow p1 + p0
    return p_{2n-1..0}
endfunction dotp s
```

Exceptions:
31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110		001	df	wt	WS	wd	3R 010011	
6		3	2	5	5	5	6	
Format:	DOTP_ DOTP_ DOTP_ DOTP_	U.df U.H wd,w U.W wd,w U.D wd,w	vs,wt vs,wt vs,wt					MSA MSA MSA

Purpose: Vector Unsigned Dot Product

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) to double width elements.

```
Description: (wd[2i+1], wd[2i]) ← unsigned(ws[2i+1]) * unsigned(wt[2i+1]) + unsigned(ws[2i]) * unsigned(wt[2i])
```

The unsigned integer elements in vector *wt* are multiplied by unsigned integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added and stored to the destination.

The operands are values in integer data format half the size of df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DOTP U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow dotp_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
    endfor
DOTP U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow dotp_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
    endfor
DOTP U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow dotp_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
    endfor
function mulx u(ts, tt, n)
    s \leftarrow 0^n \mid \mid ts_{n-1..0}
    t \leftarrow 0^n \mid \mid tt_{n-1..0}
    p \leftarrow s * t
    return p_{2n-1..0}
endfunction mulx s
function dotp_u(ts, tt, n)
    p1 \leftarrow mulx_u(ts_{2n-1..n}, tt_{2n-1..n}, n)
    p0 \leftarrow mulx_u(ts_{n-1..0}, tt_{n-1..0}, n)
    p \leftarrow p1 + p0
    return p_{2n-1..0}
endfunction dotp u
```

Exceptions:

31	26	25 2	3 22 21	20 16	15 11	10 6	5 0	
MSA 01111	0	010	df	wt	ws	wd	3R 010011	
6		3	2	5	5	5	6	
Format:	DPADD DPADD DPADD DPADD	_S.df _S.H wo _S.W wo _S.D wo	l,ws,wt l,ws,wt l,ws,wt				M M M	1SA 1SA 1SA

Purpose: Vector Signed Dot Product and Add

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) and add to double width elements.

```
Description: (wd[2i+1], wd[2i]) ← (wd[2i+1], wd[2i]) + signed(ws[2i+1]) * signed(wt[2i+1]) + signed(ws[2i]) * signed(wt[2i])
```

The signed integer elements in vector *wt* are multiplied by signed integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added to the integer elements in vector *wd*.

The operands are values in integer data format half the size of df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DPADD S.H
     for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> ←
                    WR[wd]<sub>16i+15..16i</sub> + dotp_s(WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 8)
     endfor
DPADD S.W
     for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> ←
                    WR[wd]<sub>32i+31..32i</sub> + dotp_s(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 16)
     endfor
DPADD S.D
     for i in 0 .. WRLEN/64-1
          WR[wd]<sub>64i+63..64i</sub> ←
                    WR[wd]<sub>64i+63..64i</sub> + dotp_s(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 32)
     endfor
function mulx_s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid \mid ts_{n-1..0}
     t \leftarrow (tt_{n-1})^n \mid \mid tt_{n-1..0}
     p \leftarrow s * t
     return p_{2n-1..0}
endfunction mulx s
function dotp s(ts, tt, n)
     \texttt{p1} \leftarrow \texttt{mulx\_s(ts}_{\texttt{2n-1}..n}, \texttt{tt}_{\texttt{2n-1}..n}, \texttt{n})
     p0 \leftarrow mulx_s(ts_{n-1..0}, tt_{n-1..0}, n)
```

 $\label{eq:planet} \begin{array}{l} p \leftarrow p1 + p0 \\ return \ p_{2n-1 \ldots 0} \\ endfunction \ dotp_s \end{array}$

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

148

31	26	25	23	22	21	20 16	15 11	10 6	5 0	
MSA 011110		011		d	lf	wt	ws	wd	3R 010011	
6		3		2	2	5	5	5	6	_
Format:	DPADD DPADD DPADD DPADD	_U.df _U.H v _U.W v _U.D v	vd, vd, vd,	ws, ws, ws,	wt wt wt					MSA MSA MSA

Purpose: Vector Unsigned Dot Product and Add

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) and add to double width results.

```
Description: (wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) + unsigned(ws[2i+1]) * unsigned(wt[2i+1]) + unsigned(ws[2i]) * unsigned(wt[2i])
```

The unsigned integer elements in vector *wt* are multiplied by unsigned integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added to the integer elements in vector *wd*.

The operands are values in integer data format half the size of df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DPADD U.H
     for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> ←
                   WR[wd]<sub>16i+15..16i</sub> + dotp_u(WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 8)
     endfor
DPADD U.W
     for i in 0 .. WRLEN/32-1
         WR[wd]<sub>32i+31..32i</sub> ←
                   WR[wd]<sub>32i+31..32i</sub> + dotp_u(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 16)
     endfor
DPADD U.D
     for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> ←
                    WR[wd]_{64i+63..64i} + dotp_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
     endfor
function mulx_u(ts, tt, n)
     s \leftarrow 0^n \mid \mid ts_{n-1..0}
    t \leftarrow 0^n \mid \mid tt_{n-1..0}
    p \leftarrow s * t
    return p_{2n-1..0}
endfunction mulx s
function dotp u(ts, tt, n)
    \texttt{p1} \leftarrow \texttt{mulx\_u(ts}_{\texttt{2n-1}..n}, \texttt{tt}_{\texttt{2n-1}..n}, \texttt{n})
    p0 \leftarrow mulx_u(ts_{n-1..0}, tt_{n-1..0}, n)
```

 $\label{eq:planet} \begin{array}{l} p \leftarrow p1 + p0 \\ return \ p_{2n-1 \ldots 0} \\ endfunction \ dotp_u \end{array}$

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	100	df	wt	ws	wd	3R 010011	
6		3	2	5	5	5	6	_
Format:	DPSUB DPSUB DPSUB DPSUB	_S.df _S.H wd _S.W wd _S.D wd	,ws,wt ,ws,wt ,ws,wt					MSA MSA MSA

Purpose: Vector Signed Dot Product and Subtract

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) and subtract from double width elements.

```
Description: (wd[2i+1], wd[2i]) ← (wd[2i+1], wd[2i]) - (signed(ws[2i+1]) * signed(wt[2i+1]) + signed(ws[2i]) * signed(wt[2i]))
```

The signed integer elements in vector *wt* are multiplied by signed integer elements in vector *ws* producing a signed result twice the size of the input operands. The sum of multiplication results of adjacent odd/even elements is sub-tracted from the integer elements in vector *wd* to a signed result.

The operands are values in integer data format half the size of df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DPSUB S.H
     for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> ←
                    WR[wd]<sub>16i+15..16i</sub> - dotp_s(WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 8)
     endfor
DPSUB S.W
     for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> ←
                    WR[wd]<sub>32i+31..32i</sub> - dotp_s(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 16)
     endfor
DPSUB S.D
     for i in 0 .. WRLEN/64-1
          WR[wd]<sub>64i+63..64i</sub> ←
                    WR[wd]<sub>64i+63..64i</sub> - dotp_s(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 32)
     endfor
function mulx_s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid \mid ts_{n-1..0}
     t \leftarrow (tt_{n-1})^n \mid \mid tt_{n-1..0}
     p \leftarrow s * t
     return p_{2n-1..0}
endfunction mulx s
function dotp s(ts, tt, n)
     \texttt{p1} \leftarrow \texttt{mulx\_s(ts}_{\texttt{2n-1}..n}, \texttt{tt}_{\texttt{2n-1}..n}, \texttt{n})
     p0 \leftarrow mulx_s(ts_{n-1..0}, tt_{n-1..0}, n)
```

 $\label{eq:planet} \begin{array}{l} p \leftarrow p1 + p0 \\ return \ p_{2n-1 \ldots 0} \\ endfunction \ dotp_s \end{array}$

Exceptions:

31 26	25 23	22 21	20 16	15 11	10 6	5 0
MSA 011110	101	df	wt	ws	wd	3R 010011
6	3	2	5	5	5	6
Format: DPSU DPSU DPSU DPSU	B_U.df B_U.H wd, B_U.W wd, B_U.D wd,	,ws,wt ,ws,wt ,ws,wt				

Purpose: Vector Unsigned Dot Product and Subtract

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) and subtract from double width elements.

```
Description: (wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) - (unsigned(ws[2i+1]) * unsigned(wt[2i+1]) + unsigned(ws[2i]) * unsigned(wt[2i]))
```

The unsigned integer elements in vector *wt* are multiplied by unsigned integer elements in vector *ws* producing a positive, unsigned result twice the size of the input operands. The sum of multiplication results of adjacent odd/even elements is subtracted from the integer elements in vector *wd* to a signed result.

The operands are values in integer data format half the size of df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DPSUB U.H
     for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> ←
                   WR[wd]<sub>16i+15..16i</sub> - dotp_u(WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 8)
     endfor
DPSUB U.W
     for i in 0 .. WRLEN/32-1
         WR[wd]<sub>32i+31..32i</sub> ←
                   WR[wd]_{32i+31..32i} - dotp_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
     endfor
DPSUB U.D
     for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> ←
                    WR[wd]<sub>64i+63..64i</sub> - dotp_u(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 32)
     endfor
function mulx_u(ts, tt, n)
     s \leftarrow 0^n \mid \mid ts_{n-1..0}
    t \leftarrow 0^n \mid \mid tt_{n-1..0}
    p \leftarrow s * t
    return p_{2n-1..0}
endfunction mulx s
function dotp u(ts, tt, n)
    \texttt{p1} \leftarrow \texttt{mulx\_u(ts}_{\texttt{2n-1}..n}, \texttt{tt}_{\texttt{2n-1}..n}, \texttt{n})
    p0 \leftarrow mulx_u(ts_{n-1..0}, tt_{n-1..0}, n)
```

153

 $\label{eq:planet} \begin{array}{l} p \leftarrow p1 + p0 \\ return \ p_{2n-1 \ldots 0} \\ endfunction \ dotp_u \end{array}$

Exceptions:

31	26	25		22	21	20	16	15 11	10	6	5	0
MS. 0111	4 10		0000		df	wt		ws	wd		3RF 011011	
6			4		1	5		5	5		6	
Format	FADD.	df										
	FADD.	W W	d,ws,v	мt								MS
	FADD.	D w	d,ws,v	vt								MS

Purpose: Vector Floating-Point Addition

Vector floating-point addition.

Description: wd[i] ← ws[i] + wt[i]

The floating-point elements in vector *wt* are added to the floating-point elements in vector *ws*. The result is written to vector *wd*.

The add operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FADD.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← AddFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
endfor
FADD.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← AddFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
endfor
function AddFP(tt, ts, n)
    /* Implementation defined add operation. */
endfunction AddFP
```

Exceptions:

31	26	25	22	2 21	20	16	15 11	1	10	6	5	0
MSA 011110)		0000	df	wt		WS		wd		3RF 011010	
6			4	1	5		5		5		6	
Format:	FCAF. FCAF. FCAF.	df Ww Dw	nd,ws,wt nd,ws,wt									MSA MSA
		-										

Purpose: Vector Floating-Point Quiet Compare Always False

Vector to vector floating-point quiet compare always false; all destination bits are clear.

Description: wd[i] ← quietFalse(ws[i], wt[i])

Set all bits to 0 in wd elements. Signaling NaN elements in ws or wt signal Invalid Operation exception.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCAF.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← QuietFALSE(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
endfor
FCAF.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← QuietFALSE(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
endfor
function QuietFALSE(tt, ts, n)
    /* Implementation defined signaling NaN test */
    return 0
endfunction QuietFALSE
```

Exceptions:

31	26	25	22	21	20 16	6 15 11	10 6	5 0	
MSA 011110)		0010	df	wt	ws	wd	3RF 011010	
6			4	1	5	5	5	6	_
Format:	FCEQ.	df							
	FCEQ.	W w	d,ws,wt						MSA
	FCEQ.	Dwi	d,ws,wt						MSA

Purpose: Vector Floating-Point Quiet Compare Equal

Vector to vector floating-point quiet compare for equality; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] = (quiet) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are ordered and equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

Exceptions:

31	26	25 17	16	15 11	10 6	5 0	
(MSA 011110	110010000	df	WS	wd	2RF 011110	
	6	9	1	5	5	6	
For	mat: FCLAS FCLAS FCLAS	S.df S.W wd,ws S.D wd,ws					MSA MSA

Purpose: Vector Floating-Point Class Mask

Vector floating-point class shown as a bit mask for Zero, Negative, Infinite, Subnormal, Quiet NaN, or Signaling NaN.

Description: wd[i] ← class(ws[i])

Store in each element of vector wd a bit mask reflecting the floating-point class of the corresponding element of vector ws.

The mask has 10 bits as follows. Bits 0 and 1 indicate NaN values: signaling NaN (bit 0) and quiet NaN (bit 1). Bits 2, 3, 4, 5 classify negative values: infinity (bit 2), normal (bit 3), subnormal (bit 4), and zero (bit 5). Bits 6, 7, 8, 9 classify positive values: infinity (bit 6), normal (bit 7), subnormal (bit 8), and zero (bit 9).

The input values and generated bit masks are not affected by the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
FCLASS.W
for i in 0 .. WRLEN/32-1
    c \leftarrow ClassFP(WR[ws]<sub>32i+31..32i</sub>, 32)
    WR[wd]<sub>32i+31..32i</sub> \leftarrow 0<sup>22</sup> || c<sub>9..0</sub>
endfor

FCLASS.D
for i in 0 .. WRLEN/64-1
    c \leftarrow ClassFP(WR[ws]<sub>64i+63..64i</sub>, 64)
    WR[wd]<sub>64i+63..64i</sub> \leftarrow 0<sup>54</sup> || c<sub>9..0</sub>
endfor

function ClassFP(tt, n)
    /* Implementation defined class operation. */
endfunction ClassFP
```

Exceptions:

31	26	25		22	21	20	16	15 11	10	6	5	0
MSA 011110)		0110		df	wt		WS		wd	3RF 011010	
6			4		1	5		5		5	6	
Format:	FCLE.	df										
	FCLE.	WW	/d,ws,	wt								MSA
	FCLE.	Dw	/d,ws,	wt								MSA

Purpose: Vector Floating-Point Quiet Compare Less or Equal

Vector to vector floating-point quiet compare for less than or equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <=(quiet) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are ordered and either less than or equal to *wt* floating-point elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCLE.W
     for i in 0 .. WRLEN/32-1
          c \leftarrow \text{LessFP}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
          d \leftarrow EqualFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)WR[wd]_{32i+31..32i} \leftarrow (c | d)^{32}
     endfor
FCLE.D
     for i in 0 .. WRLEN/64-1
          c \leftarrow \text{LessFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)}
           \begin{array}{l} d \leftarrow \texttt{EqualFP}(\texttt{WR}[\texttt{ws}]_{64i+63..64i}, \texttt{WR}[\texttt{wt}]_{64i+63..64i}, \texttt{ 64}) \\ \texttt{WR}[\texttt{wd}]_{64i+63..64i} \leftarrow (\texttt{c} \mid \texttt{d})^{64} \end{array} 
     endfor
function LessThanFP(tt, ts, n)
     /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP
function EqualFP(tt, ts, n)
     /* Implementation defined quiet equal compare operation. */
endfunction EqualFP
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

31	26	25		22	21	20	16	15 1	1	10	6	5	0
MSA 011110)		0100		df	wt		ws		wd		3RF 011010	
6			4		1	5		5		5		6	
Format:	FCLT.	df											
	FCLT.	WW	/d,ws,	wt									MSA
	FCLT.	Dω	vd,ws,	wt									MSA

Purpose: Vector Floating-Point Quiet Compare Less Than

Vector to vector floating-point quiet compare for less than; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <(quiet) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are ordered and less than *wt* floating-point elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCLT.W
for i in 0 .. WRLEN/32-1
    c   LessFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    WR[wd]_{32i+31..32i}   c^{32}
    endfor

FCLT.D
for i in 0 .. WRLEN/64-1
    c   LessFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    WR[wd]_{64i+63..64i}   c^{64}
    endfor

function LessThanFP(tt, ts, n)
    /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP
```

Exceptions:

31	26	25		22	21	20	16	15	11	10	6	5	0
MSA 011110			0011		df	wt		WS		wd		3RF 011100	
6			4		1	5		5		5		6	
Format:	FCNE.	df											
	FCNE.	WW	/d,ws,	wt									MSA
	FCNE.	Dw	/d,ws,	wt									MSA

Purpose: Vector Floating-Point Quiet Compare Not Equal

Vector to vector floating-point quiet compare for not equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] ≠(quiet) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are ordered and not equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCNE.W
for i in 0 .. WRLEN/32-1
    c \leftarrow NotEqualFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    WR[wd]_{32i+31..32i} \leftarrow c<sup>32</sup>
endfor

FCNE.D
for i in 0 .. WRLEN/64-1
    c \leftarrow NotEqualFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    WR[wd]_{64i+63..64i} \leftarrow c<sup>64</sup>
endfor

function NotEqualFP(tt, ts, n)
    /* Implementation defined quiet not equal compare operation. */
endfunction NotEqualFP
```

Exceptions:

0	5	5	6	10	11	15	16	0	2	21	22	i	25	26	31
	3RF 011100		wd		WS			wt		df		0001)	MSA 011110
	6		5		5		-	5	-	1		4	1		6
													df	FCOR.	Format:
MSA											,wt	wd,ws	W	FCOR.	
MSA											,wt	wd,ws,	D	FCOR.	
											,wt	wd,ws	D	FCOR.	

Purpose: Vector Floating-Point Quiet Compare Ordered

Vector to vector floating-point quiet compare ordered; if true all destination bits are set, otherwise clear.

Description: wd[i] ← ws[i] !?(quiet) wt[i]

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are ordered, i.e. both elements are not NaN values, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCOR.W
for i in 0 .. WRLEN/32-1
    c ←OrderedFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
    WR[wd]<sub>32i+31..32i</sub> ← c^{32}
endfor

FCOR.D
for i in 0 .. WRLEN/64-1
    c ← OrderedFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
    WR[wd]<sub>64i+63..64i</sub> ← c^{64}
endfor

function OrderedFP(tt, ts, n)
    /* Implementation defined quiet ordered compare operation. */
endfunction OrderedFP
```

Exceptions:

З	31	26	25		22	21	20 16	15 11	10 6	5 0	1
	MSA 011110			0011		df	wt	WS	wd	3RF 011010	
	6			4		1	5	5	5	6	_
	Format:	FCUEQ FCUEQ FCUEQ	.df .W .D	wd,ws, wd,ws,	, wt , wt	-					MSA MSA

Purpose: Vector Floating-Point Quiet Compare Unordered or Equal

Vector to vector floating-point quiet compare for unordered or equality; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] =?(quiet) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered or equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCUEO.W
    for i in 0 .. WRLEN/32-1
         c \leftarrow UnorderedFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
         d \leftarrow EqualFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)WR[wd]_{32i+31..32i} \leftarrow (c \mid d)^{32}
    endfor
FCUEO.D
    for i in 0 .. WRLEN/64-1
         c \leftarrow UnorderedFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
         d \leftarrow EqualFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
WR[wd]<sub>64i+63..64i</sub> \leftarrow (c | d)<sup>64</sup>
    endfor
function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
function EqualFP(tt, ts, n)
    /* Implementation defined quiet equal compare operation. */
endfunction EqualFP
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

	31	26	25		22	21	20	16	15 11	10	6	5	0
	MSA 011110			0111		df	wt		WS	wd		3RF 011010	
L	6			4		1	5		5	5		6	
	Format:	FCULE FCULE FCULE	.df .W .D	wd,ws, wd,ws,	, wt , wt	-							MSA MSA

Purpose: Vector Floating-Point Quiet Compare Unordered or Less or Equal

Vector to vector floating-point quiet compare for unordered or less than or equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <=?(quiet) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are unordered or less than or equal to *wt* floating-point elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCULE.W
    for i in 0 .. WRLEN/32-1
         c \leftarrow UnorderedFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
         d \leftarrow \text{LessFP(WR[ws]}_{32i+31..32i}, \text{ WR[wt]}_{32i+31..32i}, \text{ 32})
         e \leftarrow EqualFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
WR[wd]<sub>32i+31..32i</sub> \leftarrow (c | d | e)<sup>32</sup>
    endfor
FCULE.D
    for i in 0 .. WRLEN/64-1
         c \leftarrow UnorderedFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
         d \leftarrow \text{LessFP}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
         e \leftarrow EqualFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
         WR[wd]_{64i+63..64i} \leftarrow (c \mid d \mid e)^{64}
    endfor
function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
function LessThanFP(tt, ts, n)
    /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP
```

```
function EqualFP(tt, ts, n)
    /* Implementation defined quiet equal compare operation. */
endfunction EqualFP
```

Exceptions:

31	26	25	22	21	20 16	15 11	10 6	5 0	
MSA 011110)	0)101	df	wt	ws	wd	3RF 011010	
6			4	1	5	5	5	6	
Format:	FCULT FCULT FCULT	.df .W wo .D wo	d,ws,wt d,ws,wt	-					MSA MSA

Purpose: Vector Floating-Point Quiet Compare Unordered or Less Than

Vector to vector floating-point quiet compare for unordered or less than; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <?(quiet) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are unordered or less than *wt* floating-point elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCULT.W
    for i in 0 .. WRLEN/32-1
        c \leftarrow UnorderedFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
        d \leftarrow LessFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
WR[wd]<sub>32i+31..32i</sub> \leftarrow (c | d)<sup>32</sup>
    endfor
FCULT.D
    for i in 0 .. WRLEN/64-1
         c \leftarrow \text{LessFP}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
         d \leftarrow UnorderedFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
        WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
    endfor
function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
function LessThanFP(tt, ts, n)
    /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26	25	22	21	20	16	15 11	10	6	5	0
MSA 011110)	000)1	df	wt		ws	wd		3RF 011010	
6		4		1	5		5	5		6	
Format:	FCUN.	df									
	FCUN.	W wd,w	s,wt								MSA
	FCUN.	D wd,w	s,wt								MSA

Purpose: Vector Floating-Point Quiet Compare Unordered

Vector to vector floating-point quiet compare unordered; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] ?(quiet) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered, i.e. at least one element is a NaN value, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

Exceptions:

3	1	26	25		22	21	20 16	15 11	10 6	5 0)
	MSA 011110			0010		df	wt	ws	wd	3RF 011100	
	6			4		1	5	5	5	6	
	Format:	FCUNE FCUNE FCUNE	.df .W .D	wd,ws, wd,ws,	, wt , wt	2					MSA MSA

Purpose: Vector Floating-Point Quiet Compare Unordered or Not Equal

Vector to vector floating-point quiet compare for unordered or not equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] ≠?(quiet) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered or not equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCUNE.W
    for i in 0 .. WRLEN/32-1
         c \leftarrow UnorderedFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
         d \leftarrow NotEqualFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
WR[wd]<sub>32i+31..32i</sub> \leftarrow (c | d)<sup>32</sup>
    endfor
FCUNE.D
    for i in 0 .. WRLEN/64-1
         c \leftarrow UnorderedFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
         d \leftarrow NotEqualFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
WR[wd]<sub>64i+63..64i</sub> \leftarrow (c \mid d)<sup>64</sup>
    endfor
function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
function NotEqualFP(tt, ts, n)
    /* Implementation defined quiet not equal compare operation. */
endfunction NotEqualFP
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26	25	22	21	20 1	16	15 11	10	6	5	0
MSA 011110			0011	df	wt		WS		wd	3RF 011011	
6			4	1	5		5		5	6	
Format:	FDIV. FDIV. FDIV.	df W wd D wd	l,ws,wt l,ws,wt								MSA MSA

Purpose: Vector Floating-Point Division

Vector floating-point division.

Description: wd[i] ← ws[i] / wt[i]

The floating-point elements in vector *ws* are divided by the floating-point elements in vector *wt*. The result is written to vector *wd*.

The divide operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FDIV.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← DivideFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
endfor
FDIV.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← DivideFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
endfor
function DivideFP(tt, ts, n)
    /* Implementation defined divide operation. */
endfunction DivideFP
```

Exceptions:

31	26	25	22	21	20 16	15 11	10 6	5 0	
MSA 01111	0	1	000	df	wt	ws	wd	3RF 011011	
6			4	1	5	5	5	6	-
Format: FEXDO.df FEXDO.H wd,ws,wt FEXDO.W wd,ws,wt									MSA MSA
Purpose	Vector	Floati	ng-Point	t Do	own-Convert Inter	change Format			

Vector conversion to smaller interchange format.

The floating-point elements in vectors *ws* and *wt* are down-converted to a smaller interchange format, i.e. from 64-bit to 32-bit, or from 32-bit to 16-bit.

The format down-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

16-bit floating-point results are not affected by the flush-to-zero bit FS in MSA Control and Status Register MSACSR.

The operands are values in floating-point data format double the size of df. The results are floating-point values in data format of df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FEXDO.H
    for i in 0 .. WRLEN/32-1
        f \leftarrow DownConvertFP(WR[ws]_{32i+31..32i}, 32)
        g \leftarrow DownConvertFP(WR[wt]_{32i+31..32i}, 32)
        WR[wd]<sub>16i+15+WRLEN/2..16i+WRLEN/2</sub> ← f
        WR[wd]<sub>16i+15..16i</sub> ← g
    endfor
FEXDO.W
    for i in 0 .. WRLEN/64-1
        f \leftarrow DownConvertFP(WR[ws]_{64i+63..64i}, 64)
        g \leftarrow DownConvertFP(WR[wt]_{64i+63..64i}, 64)
        WR[wd]_{32i+31+WRLEN/2...32i+WRLEN/2} \leftarrow f
        WR[wd]<sub>32i+31..32i</sub> \leftarrow g
    endfor
function DownConvertFP(tt, n)
    /* Implementation defined format down-conversion. */
endfunction DownConvertFP
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26	25	22	21	20 16	15 11	10 6	5 0	
MSA 01111	0	(0111	df	wt	ws	wd	3RF 011011	
6			4	1	5	5	5	6	-
Format: FEXP2.df FEXP2.W wd,ws,wt FEXP2.D wd,ws,wt									MSA MSA
Purpose :	Vector	Float	ting-Poin	t Ba	se 2 Exponentiati	on			

Vector floating-point base 2 exponentiation.

Description: wd[i] ← ws[i] * 2^{wt[i]}

The floating-point elements in vector *ws* are scaled, i.e. multiplied, by 2 to the power of integer elements in vector *wt*. The result is written to vector *wd*.

The operation is the homogeneous **scaleB**() as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The *ws* operands and *wd* results are values in floating-point data format *df*. The *wt* operands are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FEXP2.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← Exp2FP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>)
endfor

FEXP2.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← Exp2FP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>)
endfor

function Exp2FP(tt, ts, n)
    /* Implementation defined tt * 2<sup>ts</sup> operation. */
endfunction Exp2FP
```

Exceptions:

31	26	25 17	16	15 11	10 6	5 0	
	MSA 011110	110011000	df	WS	wd	2RF 011110	
	6	9	1	5	5	6	
	Format: FEXUP FEXUP FEXUP	PL.df PL.W wd,ws PL.D wd,ws				N N	1SA 1SA

Purpose: Vector Floating-Point Up-Convert Interchange Format Left

Vector left elements conversion to wider interchange format.

Description: wd[i] ← up_convert(left_half(ws)[i])

The left half floating-point elements in vector *ws* are up-converted to a larger interchange format, i.e. from 16-bit to 32-bit, or from 32-bit to 64-bit. The result is written to vector *wd*.

The format up-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

16-bit floating-point inputs are not affected by the flush-to-zero bit FS in MSA Control and Status Register MSACSR.

The operands are values in floating-point data format half the size of *df*. The results are floating-point values in data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FEXUPL.W
for i in 0 .. WRLEN/32-1
    f ← UpConvertFP(WR[ws]<sub>16i+15+WRLEN/2</sub>, 16)
    WR[wd]<sub>32i+31..32i</sub> ← f
endfor

FEXUPL.D
for i in 0 .. WRLEN/64-1
    f ← UpConvertFP(WR[ws]<sub>32i+31+WRLEN/2</sub>, 32)
    WR[wd]<sub>64i+63..64i</sub> ← f
endfor

function UpConvertFP(tt, n)
    /* Implementation defined format up-conversion. */
endfunction UpConvertFP
```

Exceptions:

	31 2	26 25	17 16	15 11	10 6	5 0
	MSA 011110	110011001	df	WS	wd	2RF 011110
-	6	9	1	5	5	6
	Format: FEXT FEXT FEXT	JPR.df JPR.W wd,ws JPR.D wd,ws				M M

Purpose: Vector Floating-Point Up-Convert Interchange Format Right

Vector right elements conversion to wider interchange format.

Description: wd[i] \leftarrow up_convert(right_half(ws)[i])

The right half floating-point elements in vector *ws* are up-converted to a larger interchange format, i.e. from 16-bit to 32-bit, or from 32-bit to 64-bit. The result is written to vector *wd*.

The format up-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

16-bit floating-point inputs are not affected by the flush-to-zero bit FS in MSA Control and Status Register MSACSR.

The operands are values in floating-point data format half the size of df. The results are floating-point values in data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FEXUPR.W
for i in 0 .. WRLEN/32-1
    f ← UpConvertFP(WR[ws]<sub>16i+15..16i</sub>, 16)
    WR[wd]<sub>32i+31..32i</sub> ← f
endfor

FEXUPR.D
for i in 0 .. WRLEN/64-1
    f ← UpConvertFP(WR[ws]<sub>32i+31..32i</sub>, 32)
    WR[wd]<sub>64i+63..64i</sub> ← f
endfor

function UpConvertFP(tt, n)
    /* Implementation defined format up-conversion. */
endfunction UpConvertFP
```

Exceptions:

31	26	25	17 1	6	15 11	10 6	5	ۍ 0	
MSA 01111	0	110011110	Ċ	lf	WS	wd		2RF 011110	
6		9		1	5	5		6	
Format:	FFINT FFINT FFINT	'_S.df '_S.W wd,ws '_S.D wd,ws							MSA MSA

Purpose: Vector Floating-Point Round and Convert from Signed Integer

Vector floating-point round and convert from signed integer.

Description: wd[i] ← from_int_s(ws[i])

The signed integer elements in ws are converted to floating-point values. The result is written to vector wd.

The integer to floating-point conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands are values in integer data format df. The results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

Exceptions:

31 26 MSA 011110 6		25	17	16	15 11	10 6	5 0	
		110011111		df	WS	wd	2RF 011110	
		9	1	1 5	5	5	6	1
Forma	Format: FFINT_U.df FFINT_U.W wd,ws FFINT_U.D wd,ws							MSA MSA
_								

Purpose: Vector Floating-Point Convert from Unsigned Integer

Vector floating-point convert from unsigned integer.

Description: wd[i] ← from_int_u(ws[i])

The unsigned integer elements in ws are converted to floating-point values. The result is written to vector wd.

The integer to floating-point conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands are values in integer data format df. The results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

Exceptions:

31	26	25	17 16	15 11	10 6	5	0
M 011	SA 110	110011010	df	ws	wd	2RF 011110	
	6	9	1	5	5	6	
Forma	t: FFQL.	df					
	FFQL.	W wd,ws					MSA
	FFQL.	D wd,ws					MSA

Purpose: Vector Floating-Point Convert from Fixed-Point Left

Vector left fix-point elements format conversion to floating-point doubling the element width.

Description: wd[i] ← from q(left half(ws)[i])

The left half fixed-point elements in vector *ws* are up-converted to floating-point data format, i.e. from 16-bit Q15 to 32-bit floating-point, or from 32-bit Q31 to 64-bit floating-point. The result is written to vector *wd*.

The fixed-point Q15 or Q31 value is first converted to floating-point as a 16-bit or 32-bit integer (as though it was scaled up by 2^{15} or 2^{31}) and then the resulting floating-point value is scaled down (divided by 2^{15} or 2^{31}).

The scaling and integer to floating-point conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008. No floating-point exceptions are possible because the input data is half the size of the output.

The operands are values in fixed-point data format half the size of df. The results are floating-point values in data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
FFQL.W
for i in 0 .. WRLEN/32-1
    f ← FromFixPointFP(WR[ws]<sub>16i+15+WRLEN/2..16i+WRLEN/2</sub>, 16)
    WR[wd]<sub>32i+31..32i</sub> ← f
endfor

FFQL.D
for i in 0 .. WRLEN/64-1
    f ← FromFixPointFP(WR[ws]<sub>32i+31+WRLEN/2..32i+WRLEN/2</sub>, 32)
    WR[wd]<sub>64i+63..64i</sub> ← f
endfor

function FromFixPointFP(tt, n)
    /* Implementation defined fixed-point to floating-point conversion. */
endfunction FromFixPointFP
```

Exceptions:

31	26	25	17	7 16	15 11	10	0 6	5	0
MSA 011110			110011011		ws		wd	2RF 011110	
6			9	1	5		5	6	
Format:	FFQR. FFQR. FFQR.	df W wd,ws D wd,ws							MSA MSA

Purpose: Vector Floating-Point Convert from Fixed-Point Right

Vector right fix-point elements format conversion to floating-point doubling the element width.

Description: wd[i] ← from_q(right_half(ws)[i]);

The right half fixed-point elements in vector *ws* are up-converted to floating-point data format, i.e. from 16-bit Q15 to 32-bit floating-point, or from 32-bit Q31 to 64-bit floating-point. The result is written to vector *wd*.

The fixed-point Q15 or Q31 value is first converted to floating-point as a 16-bit or 32-bit integer (as though it was scaled up by 2^{15} or 2^{31}) and then the resulting floating-point value is scaled down (divided by 2^{15} or 2^{31}).

The scaling and integer to floating-point conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008. No floating-point exceptions are possible because the input data is half the size of the output.

The operands are values in fixed-point data format half the size of df. The results are floating-point values in data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
FFQR.W
for i in 0 .. WRLEN/32-1
    f ← FromFixPointFP(WR[ws]<sub>16i+15..16i</sub>, 16)
    WR[wd]<sub>32i+31..32i</sub> ← f
endfor

FFQR.D
for i in 0 .. WRLEN/64-1
    f ← FromFixPointFP(WR[wt]<sub>32i+31..32i</sub>, 32)
    WR[ws]<sub>64i+63..64i</sub> ← f
endfor

function FromFixPointFP(tt, n)
    /* Implementation defined fixed-point to floating-point conversion. */
endfunction FromFixPointFP
```

Exceptions:

31	26	25	18	17 16	15 11	10 6	5 0)
MSA 011110		11000000		df	rs	wd	2R 011110	
6		8		2	5	5	6	
Format:	FILL.	df						
	FILL.	B wd,rs						MSA
	FILL.	H wd,rs						MSA
	FILL.	W wd,rs						MSA

Purpose: Vector Fill from GPR

Vector elements replicated from GPR.

Description: wd[i] ← rs

Replicate GPR *rs* value to all elements in vector *wd*. If the source GPR is wider than the destination data format, the destination's elements will be set to the least significant bits of the GPR.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
FILL.B
    for i in 0 .. WRLEN/8-1
        WR[wd]<sub>8i+7..8i</sub> ← GPR[rs]<sub>7..0</sub>
    endfor

FILL.H
    for i in 0 .. WRLEN/16-1
        WR[wd]<sub>16i+15..16i</sub> ← GPR[rs]<sub>15..0</sub>
    endfor

FILL.W
    for i in 0 .. WRLEN/32-1
        WR[wd]<sub>32i+31..32i</sub> ← GPR[rs]<sub>31..0</sub>
    endfor
```

Exceptions:

31	26	25	17	16	15 11	10	6	5	0
MSA 011110		110010111		df	ws	wd		2RF 011110	
6		9		1	5	5		6	
Format:	FLOG2 FLOG2 FLOG2	2.df 2.W wd,ws 2.D wd,ws							MS MS

Purpose: Vector Floating-Point Base 2 Logarithm

Vector floating-point base 2 logarithm.

Description: wd[i] ← log2(ws[i])

The signed integral base 2 exponents of floating-point elements in vector ws are written as floating-point values to vector elements wd.

This operation is the homogeneous base 2 logB() as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The ws operands and wd results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

Exceptions:

31	26	25	22	21	20	16 1	15 11	10 6	5	0
M 011	SA 110	010	0	df	wt		ws	wd	3RF 011011	
	6	4		1	5		5	5	6	
Forma	It: FMADE).df		+						МСА
	FMADL).W wd,).D wd,	ws,w ws,w	t						MSA
			. .							

Purpose: Vector Floating-Point Multiply-Add

Vector floating-point multiply-add

Description: wd[i] ← wd[i] + ws[i] * wt[i]

The floating-point elements in vector *wt* multiplied by floating-point elements in vector *ws* are added to the floating-point elements in vector *wd*. The operation is fused, i.e. computed as if with unbounded range and precision, rounding only once to the destination format.

The multiply add operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008. The multiplication between an infinity and a zero signals Invalid Operation exception. If the Invalid Operation exception is disabled, the result is the default quiet NaN.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
endfunction MultiplyAddFP
```

Exceptions:
31	26	25	22	21	20 16	15 11	10 6	5	0
MSA 011110)		1110	df	wt	ws	wd	3RF 011011	
6			4	1	5	5	5	6	
Format:	FMAX. FMAX.	df W w	d,ws,wt						MSA
	FMAX.	DW	d,ws,wt						MSA
Purpose:	Vector	Flo	ating-Poin	t M	aximum				

Vector floating-point maximum.

Description: wd[i] ← max(ws[i], wt[i])

The largest values between corresponding floating-point elements in vector ws and vector wt are written to vector wd.

The largest value is defined by the maxNum operation in the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FMAX.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← MaxFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
endfor
FMAX.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← MaxFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
endfor
function MaxFP(tt, ts, n)
    /* Implementation defined, returns the largest argument. */
endfunction MaxFP
```

Exceptions:

31 26	25	22 21	20 16	15 11	10 6	5 0
MSA 011110	1111	df	wt	WS	wd	3RF 011011
6	4	1	5	5	5	6
Format: FMAX_ FMAX_ FMAX_	A.df A.W wd,w A.D wd,w	s,wt s,wt				MS MS

Purpose: Vector Floating-Point Maximum Based on Absolute Values

Vector floating-point maximum based on the magnitude, i.e. absolute values.

Description: wd[i] ← absolute_value(ws[i]) > absolute_value(wt[i])? ws[i]: wt[i]

The value with the largest magnitude, i.e. absolute value, between corresponding floating-point elements in vector *ws* and vector *wt* are written to vector *wd*.

The largest absolute value is defined by the maxNumMag operation in the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FMAX_A.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← MaxAbsoluteFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
endfor
FMAX_A.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← MaxAbsoluteFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
endfor
function MaxAbsoluteFP(tt, ts, n)
    /* Implementation defined, returns the argument with largest
        absolute value. For equal absolute values, returns the largest
        argument.*/
endfunction MaxAbsoluteFP
```

Exceptions:

31	26	25	22	21	20 16	15 11	10 6	5 0		
MSA 01111	0		1100	df	wt	ws	wd	3RF 011011		
6			4	1	5	5	5	6	_	
Format:	: FMIN.df FMIN.W wd,ws,wt FMIN.D wd,ws,wt									
Purpose	: Vector	Floa	ating-Poin	t M	inimum					

Vector floating-point minimum.

Description: wd[i] ← min(ws[i], wt[i])

The smallest value between corresponding floating-point elements in vector ws and vector wt are written to vector wd.

The smallest value is defined by the minNum operation in the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FMIN.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← MinFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
endfor
FMIN.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← MinFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
endfor
function MinFP(tt, ts, n)
    /* Implementation defined, returns the smallest argument. */
endfunction MinFP
```

Exceptions:

31	26	25	22	21	20 16	15 11	10 6	5 0
MSA 011110)	1101		df	wt	WS	wd	3RF 011011
6		4		1	5	5	5	6
Format:	FMIN	A.df						
	FMIN	A.W wd,	ws,	wt]
	FMIN	A.D wd,	ws,v	wt]

Purpose: Vector Floating-Point Minimum Based on Absolute Values

Vector floating-point minimum based on the magnitude, i.e. absolute values.

Description: wd[i] ← absolute_value(ws[i]) < absolute_value(wt[i])? ws[i]: wt[i]

The value with the smallest magnitude, i.e. absolute value, between corresponding floating-point elements in vector *ws* and vector *wt* are written to vector *wd*.

The smallest absolute value is defined by the minNumMag operation in the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FMIN_A.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← MinAbsoluteFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
endfor
FMIN_A.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← MinAbsoluteFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
endfor
function MinAbsoluteFP(tt, ts, n)
    /* Implementation defined, returns the argument with smallest
        absolute value. For equal absolute values, returns the smallest
        argument.*/
endfunction MinAbsoluteFP
```

Exceptions:

31	26	25	2	22	21	20	16	15 11	1	10	6	5	0	
MSA 011110)		0101		df	wt		ws		wd		3RF 011011		
6			4		1	5		5		5		6		
Format:	FMSUB	.df												
	FMSUB	.W 1	wd,ws,	wt									Μ	SA
	FMSUB	.D 1	wd,ws,	wt									Μ	SA
_		_												

Purpose: Vector Floating-Point Multiply-Sub

Vector floating-point multiply-sub

Description: wd[i] ← wd[i] - ws[i] * wt[i]

The floating-point elements in vector *wt* multiplied by floating-point elements in vector *ws* are subtracted from the floating-point elements in vector *wd*. The operation is fused, i.e. computed as if with unbounded range and precision, rounding only once to the destination format.

The multiply subtract operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008. The multiplication between an infinity and a zero signals Invalid Operation exception. If the Invalid Operation exception is disabled, the result is the default quiet NaN.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
endfunction MultiplySubFP
```

Exceptions:

31		26	25	22	21	20 16	15 11	10 6	5 0	
	MSA 011110			0010	df	wt	ws	wd	3RF 011011	
	6			4	1	5	5	5	6	
]	Format: FN FN FN	MUL. MUL. MUL.	df Ww Dw	vd,ws,wt vd,ws,wt						MSA MSA

Purpose: Vector Floating-Point Multiplication

Vector floating-point multiplication.

Description: wd[i] ← ws[i] * wt[i]

The floating-point elements in vector *wt* are multiplied by the floating-point elements in vector *ws*. The result is written to vector *wd*.

The multiplication operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FMUL.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← MultiplyFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
endfor
FMUL.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← MultiplyFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
endfor
function MultiplyFP(tt, ts, n)
    /* Implementation defined multiplication operation. */
endfunction MultiplyFP
```

Exceptions:

31	26	25	17	16	15 1	11	10	6	5	0
MSA 01111	0		110010101	df	WS		wd		2RF 011110	
6			9	1	5		5		6	
Format:	FRCP.	df								
	FRCP.	W wd,ws								MSA
	FRCP.	D wd,ws								MSA

Purpose: Vector Approximate Floating-Point Reciprocal

Vector floating-point reciprocal.

Description: wd[i] ← 1.0 / ws[i]

The reciprocals of floating-point elements in vector *ws* are calculated as specified below. The result is written to vector *wd*.

The compliant reciprocal operation is defined as 1.0 divided by element value, where the IEEE Standard for Floating-Point Arithmetic 754TM-2008 defined divide operation is affected by the rounding mode bits RM and flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. The compliant reciprocals signal all the exceptions specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008 for the divide operation.

The reciprocal operation is allowed to be approximate. The approximation differs from the compliant reciprocal representation by no more than one unit in the least significant place. Approximate reciprocal operations signal the Inexact exception if the compliant reciprocal is Inexact or if there is a chance the approximated result may differ from the compliant reciprocal. Approximate reciprocal operations are allowed to not signal the Overflow or Underflow exceptions. The Invalid and divide by Zero exceptions are signaled based on the IEEE Standard for Floating-Point Arithmetic 754TM-2008 defined divide operation.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FRCP.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← ReciprocalFP(WR[ws]<sub>32i+31..32i</sub>, 32)
endfor
FRCP.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← ReciprocalFP(WR[ws]<sub>64i+63..64i</sub>, 64)
endfor
function ReciprocalFP(tt, ts, n)
    /* Implementation defined Reciprocal operation. */
endfunction ReciprocalFP
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26	25	17 16	6 15	11 10	6	5	0
MSA 01111	A .0	110010110	di	f ws	wd		2RF 011110	
6		9	1	5	5		6	
Format:	FRINT	.df						
	FRINT	.W wd,ws						MSA
	FRINT	.D wd,ws						MSA

Purpose: Vector Floating-Point Round to Integer

Vector floating-point round to integer.

Description: wd[i] ← round_int(ws[i])

The floating-point elements in vector *ws* are rounded to an integral valued floating-point number in the same format based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The result is written to vector *wd*.

The round to integer operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FRINT.W
for i in 0 .. WRLEN/32-1
    f ← RoundIntFP(WR[ws]<sub>32i+31..32i</sub>, 32)
    WR[wd]<sub>32i+31..32i</sub> ← f
endfor
FRINT.D
for i in 0 .. WRLEN/64-1
    f ← RoundIntFP(WR[ws]<sub>64i+63..64i</sub>, 64)
    WR[wd]<sub>64i+63..64i</sub> ← f
endfor
function RoundIntFP(tt, n)
    /* Implementation defined round to integer operation. */
endfunction RoundIntFP
```

Exceptions:

31	26	25	17 16	15	11 10	0 6	5	0
MSA 011110)	110010100	df	w	'S	wd	2RF 011110	
6		9	1	5	5	5	6	
Format:	FRSQR	RT.df						
	FRSQR	RT.W wd,ws						MSA
	FRSQR	RT.D wd,ws						MSA

Purpose: Vector Approximate Floating-Point Reciprocal of Square Root

Vector floating-point reciprocal of square root.

Description: wd[i] ← 1.0 / sqrt(ws[i])

The reciprocals of the square roots of floating-point elements in vector *ws* are calculated as specified below. The result is written to vector *wd*.

The compliant reciprocal of the square root operation is defined as 1.0 divided by the square root of the element value, where the IEEE Standard for Floating-Point Arithmetic 754TM-2008 defined divide and square root operations are affected by the rounding mode bits RM and flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. The compliant reciprocals of the square roots signal all the exceptions specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008 for the divide and square roots operations.

The reciprocal of the square root operation is allowed to be approximate. The approximation differs from the compliant reciprocal of the square root representation by no more than two units in the least significant place. Approximate reciprocal of the square root operations signal the Inexact exception if the compliant reciprocal of the square root is Inexact or if there is a chance the approximated result may differ from the compliant reciprocal of the square root. The Invalid and divide by Zero exceptions are signaled based on the IEEE Standard for Floating-Point Arithmetic 754TM-2008 defined divide operation.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FRSQRT.W
for i in 0 .. WRLEN/32-1
    f ← SquareRootReciprocalFP(WR[ws]<sub>32i+31..32i</sub>, 32)
    WR[wd]<sub>32i+31..32i</sub> ← f
endfor

FRSQRT.D
for i in 0 .. WRLEN/64-1
    f ← SquareRootReciprocalFP(WR[ws]<sub>64i+63..64i</sub>, 64)
    WR[wd]<sub>64i+63..64i</sub> ← f
endfor

function SquareRootReciprocalFP(tt, ts, n)
    /* Implementation defined square root reciprocal operation. */
endfunction SquareRootReciprocalFP
```

Exceptions:

31	26	25		22	21	20	16	15 11	10	6	5	0
MSA 011110)		1000		df	wt		ws	wd		3RF 011010	
6			4		1	5		5	5		6	
Format:	FSAF.	df										
	FSAF.	W W	d,ws,v	wt								MSA
	FSAF.	Dw	d,ws,w	wt								MSA

Purpose: Vector Floating-Point Signaling Compare Always False

Vector to vector floating-point signaling compare always false; all destination bits are clear.

Description: wd[i] ← signalingFalse(ws[i], wt[i])

Set all bits to 0 in wd elements. Signaling and quiet NaN elements in ws or wt signal Invalid Operation exception.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSAF.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← SignalingFALSE(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
endfor
FSAF.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← SignalingFALSE(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
endfor
function SignalingFALSE(tt, ts, n)
    /* Implementation defined signaling and quiet NaN test */
    return 0
endfunction SignalingFALSE
```

Exceptions:

31	26	25		22	21	20	16	15 11	10	6	5	0
MSA 011110)		1010		df	wt		WS	wd		3RF 011010	
6			4		1	5		5	5		6	
Format:	FSEQ.	df										
	FSEQ.	Wν	vd,ws,v	wt								MSA
	FSEQ.	Dν	vd,ws,v	wt								MSA

Purpose: Vector Floating-Point Signaling Compare Equal

Vector to vector floating-point signaling compare for equality; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] = (signaling) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

Exceptions:

31	26	25	22	2 21	20 1	6 15	11	10 6	5	0
MSA 011110	C		1110	df	wt	ws		wd	3RF 011010	
6			4	1	5	5		5	6	
Format:	FSLE. FSLE. FSLE.	df Ww Dw	vd,ws,wt vd,ws,wt							MSA MSA

Purpose: Vector Floating-Point Signaling Compare Less or Equal

Vector to vector floating-point signaling compare for less than or equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <=(signaling) wt[i])

Set all bits to 1 in wd elements if the corresponding ws floating-point elements are less than or equal to wt floating-point elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSLE.W
    for i in 0 .. WRLEN/32-1
         c \leftarrow \text{LessSigFP}(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 32)
         d \leftarrow EqualSigFP(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 32)WR[wd]_{32i+31...32i} \leftarrow (c \mid d)^{32}
    endfor
FSLE.D
    for i in 0 .. WRLEN/64-1
         c \leftarrow \text{LessSigFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)}
         d \leftarrow EqualSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
WR[wd]<sub>64i+63..64i</sub> \leftarrow (c \mid d)<sup>64</sup>
    endfor
function LessThanSigFP(tt, ts, n)
    /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP
function EqualSigFP(tt, ts, n)
    /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

31	26	25	22	21	20	16	15 11	10	6	5	0
MSA 011110)		1100	df	wt		ws	wd		3RF 011010	
6			4	1	5		5	5		6	
Format:	FSLT.	df									
	FSLT.	W W	d,ws,wt								MSA
	FSLT.	D w	d,ws,wt								MSA

Purpose: Vector Floating-Point Signaling Compare Less Than

Vector to vector floating-point signaling compare for less than; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <(signaling) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are less than *wt* floating-point elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

Exceptions:

31	26	25		22	21	20	16	15	11	10	6	5	0
MSA 011110)		1011		df	wt		ws		wd		3RF 011100	
6		1	4		1	5		5		5		6	
Format:	FSNE.	df											
	FSNE.	Wω	/d,ws,	wt									MSA
	FSNE.	Dω	/d,ws,	wt									MSA

Purpose: Vector Floating-Point Signaling Compare Not Equal

Vector to vector floating-point signaling compare for not equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] ≠(signaling) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are not equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

Exceptions:

31	26	25		22	21	20	16	15 1	1	10	6	5	0
MSA 011110)		1001		df	wt		WS		wd		3RF 011100	
6		1	4		1	5		5		5		6	
Format:	FSOR.	df											
	FSOR.	W W	/d,ws,	wt									MSA
	FSOR.	Dιν	/d,ws,	wt									MSA

Purpose: Vector Floating-Point Signaling Compare Ordered

Vector to vector floating-point signaling compare ordered; if true all destination bits are set, otherwise clear.

Description: wd[i] ← ws[i] !?(signaling) wt[i]

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are ordered, i.e. both elements are not NaN values, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSOR.W
for i in 0 .. WRLEN/32-1
    c ← OrderedSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
    WR[wd]<sub>32i+31..32i</sub> ← c<sup>32</sup>
endfor
FSOR.D
for i in 0 .. WRLEN/64-1
    c ← OrderedSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
    WR[wd]<sub>64i+63..64i</sub> ← c<sup>64</sup>
endfor
function OrderedSigFP(tt, ts, n)
    /* Implementation defined signaling ordered compare operation. */
endfunction OrderedSigFP
```

Exceptions:

31	26	25	17	16	15 11	10 6	5 0	
MSA 01111	0	110010011		df	WS	wd	2RF 011110	
6		9		1	5	5	6	_
Format:	FSQRT FSQRT FSQRT	'.df '.W wd,ws '.D wd,ws						MSA MSA

Purpose: Vector Floating-Point Square Root

Vector floating-point square root.

Description: wd[i] ← sqrt(ws[i])

The square roots of floating-point elements in vector ws are written to vector wd.

The square root operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSQRT.W
for i in 0 .. WRLEN/32-1
    f ← SquareRootFP(WR[ws]<sub>32i+31..32i</sub>, 32)
    WR[wd]<sub>32i+31..32i</sub> ← f
endfor

FSQRT.D
for i in 0 .. WRLEN/64-1
    f ← SquareRootFP(WR[ws]<sub>64i+63..64i</sub>, 64)
    WR[wd]<sub>64i+63..64i</sub> ← f
endfor

function SquareRootFP(tt, ts, n)
    /* Implementation defined square root operation. */
endfunction SquareRootFP
```

Exceptions:

31	26	25	22	21	20 16	15 11	10 6	5	0
MS 0111	A 10	0	0001	df	wt	ws	wd	3RF 011011	
6			4	1	5	5	5	6	
Format	FSUB.	df							
	FSUB.	W wd	,ws,wt						MSA
	FSUB.	D wd	,ws,wt						MSA

Purpose: Vector Floating-Point Subtraction

Vector floating-point subtraction.

Description: wd[i] ← ws[i] - wt[i]

The floating-point elements in vector *wt* are subtracted from the floating-point elements in vector *ws*. The result is written to vector *wd*.

The subtract operation is defined by the IEEE Standard for Floating-Point Arithmetic 754^{TM} -2008.

The operands and results are values in floating-point data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSUB.W
for i in 0 .. WRLEN/32-1
    WR[wd]<sub>32i+31..32i</sub> ← SubtractFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
endfor

FSUB.D
for i in 0 .. WRLEN/64-1
    WR[wd]<sub>64i+63..64i</sub> ← SubtractFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
endfor

function SubtractFP(tt, ts, n)
    /* Implementation defined subtract operation. */
endfunction SubtractFP
```

Exceptions:

31	26	25		22	21	20 16	6 15 11	10 6	5	0
MSA 01111	0		1011		df	wt	WS	wd	3RF 011010	
6			4		1	5	5	5	6	
Format:	FSUEQ FSUEQ FSUEQ	0.df 0.W 0.D	wd,ws, wd,ws,	, wt , wt	:					MSA MSA

Purpose: Vector Floating-Point Signaling Compare Unordered or Equal

Vector to vector floating-point signaling compare for unordered or equality; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] =?(signaling) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered or equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSUEO.W
    for i in 0 .. WRLEN/32-1
         c \leftarrow UnorderedSigFP(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 32)
         d \leftarrow EqualSigFP(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 32)WR[wd]_{32i+31...32i} \leftarrow (c \mid d)^{32}
    endfor
FSUEO.D
    for i in 0 .. WRLEN/64-1
         c \leftarrow UnorderedSigFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
         d \leftarrow EqualSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
WR[wd]<sub>64i+63..64i</sub> \leftarrow (c \mid d)<sup>64</sup>
    endfor
function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP
function EqualSigFP(tt, ts, n)
    /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

31	26	25	22	21	20 16	15 11	10 6	5 0	
MSA 011110)		1111	df	wt	WS	wd	3RF 011010	
6		1	4	1	5	5	5	6	1
Format:	FSULE FSULE FSULE	.df .W .D	wd,ws,w wd,ws,w	t					MSA MSA

Purpose: Vector Floating-Point Signaling Compare Unordered or Less or Equal

Vector to vector floating-point signaling compare for unordered or less than or equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <=?(signaling) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are unordered or less than or equal to *wt* floating-point elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSULE.W
    for i in 0 .. WRLEN/32-1
         c \leftarrow UnorderedSigFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
         d \leftarrow LessSigFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
         e \leftarrow EqualSigFP(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 32)WR[wd]_{32i+31...32i} \leftarrow (c \mid d \mid e)^{32}
    endfor
FSULE.D
    for i in 0 .. WRLEN/64-1
         c \leftarrow UnorderedSigFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
         d \leftarrow \text{LessSigFP}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
         e \leftarrow EqualSigFP(WR[ws]_{64i+63...64i}, WR[wt]_{64i+63...64i}, 64)WR[wd]_{64i+63...64i} \leftarrow (c \mid d \mid e)^{64}
    endfor
function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP
function LessThanSigFP(tt, ts, n)
    /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP
```

```
function EqualSigFP(tt, ts, n)
    /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP
```

Exceptions:

31	26	25	22	21	20 1	16	15 11	10	6	5	0
MSA 011110	0		1101	df	wt		WS	wd		3RF 011010	
6			4	1	5		5	5		6	
Format:	FSULT FSULT FSULT	'.df '.W ' '.D '	wd,ws,w wd,ws,w	t t							MSA MSA

Purpose: Vector Floating-Point Signaling Compare Unordered or Less Than

Vector to vector floating-point signaling compare for unordered or less than; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <?(signaling) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are unordered or less than *wt* floating-point elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSULT.W
    for i in 0 .. WRLEN/32-1
         c \leftarrow UnorderedSigFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
         d \leftarrow LessSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
WR[wd]<sub>32i+31..32i</sub> \leftarrow (c | d)<sup>32</sup>
    endfor
FSULT.D
    for i in 0 .. WRLEN/64-1
         c \leftarrow UnorderedSigFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
         d \leftarrow LessSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
WR[wd]<sub>64i+63..64i</sub> \leftarrow (c \mid d)<sup>64</sup>
    endfor
function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP
function LessThanSigFP(tt, ts, n)
    /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

31	26	25		22	21	20	16	15 1 ⁻	1	10	6	5	0
MSA 011110)		1001		df	wt		WS		wd		3RF 011010	
6			4		1	5		5		5		6	
Format:	FSUN.	df											
	FSUN.	Ww	/d,ws,	wt									MSA
	FSUN.	Dν	/d,ws,	wt									MSA

Purpose: Vector Floating-Point Signaling Compare Unordered

Vector to vector floating-point signaling compare unordered; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] ?(signaling) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered, i.e. at least one element is a NaN value, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSUN.W
for i in 0 .. WRLEN/32-1
    c ← UnorderedSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
    WR[wd]<sub>32i+31..32i</sub> ← c<sup>32</sup>
endfor

FSUN.D
for i in 0 .. WRLEN/64-1
    c ← UnorderedSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
    WR[wd]<sub>64i+63..64i</sub> ← c<sup>64</sup>
endfor

function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP
```

Exceptions:

31		26	25		22	21	20	16	15 11	1 1	10 6	5	0
	MSA 011110)		1010		df	wt		ws		wd	3RF 011100	
	6			4		1	5		5		5	6	
	Format:	FSUNE FSUNE FSUNE	.df .W .D	wd,ws, wd,ws,	, wt , wt	2							MSA MSA

Purpose: Vector Floating-Point Signaling Compare Unordered or Not Equal

Vector to vector floating-point signaling compare for unordered or not equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] ≠?(signaling) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered or not equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSUNE.W
    for i in 0 .. WRLEN/32-1
        c \leftarrow UnorderedSigFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
        d \leftarrow NotEqualSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
WR[wd]<sub>32i+31..32i</sub> \leftarrow (c | d)<sup>32</sup>
    endfor
FSUNE.D
    for i in 0 .. WRLEN/64-1
        c \leftarrow UnorderedSigFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
        c \leftarrow NotEqualSigFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
        WR[wd]_{64i+63} _{64i} \leftarrow (c | d)'
    endfor
function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP
function NotEqualSigFP(tt, ts, n)
    /* Implementation defined signaling not equal compare operation. */
endfunction NotEqualSigFP
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

31	26	25 1	17 16	15 11	10 6	5 0
	MSA 011110	110011100	df	ws	wd	2RF 011110
L	6	9	1	5	5	6
]	Format: FTINT FTINT FTINT	T_S.df T_S.W wd,ws T_S.D wd,ws				ת ת

Purpose: Vector Floating-Point Convert to Signed Integer

Vector floating-point convert to signed integer.

Description: wd[i] ← to_int_s(ws[i])

The floating-point elements in *ws* are rounded and converted to signed integer values based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The result is written to vector *wd*.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest signed integer value. The default result for negative numeric operands outside the range is the smallest signed integer value. The default result for NaN operands is zero.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible.

Operation:

Exceptions:

0.	26	25	17	16	15 11	10 6	6 5		0
MS/ 0111	A 10	110011101		df	WS	wd		2RF 011110	
6		9	L	1	5	5	I	6	
Format:	FTINT	_U.df							
	FTINT	'_U.W wd,ws							M
	FTINI	_U.D wd,ws							Μ

Purpose: Vector Floating-Point Round and Convert to Unsigned Integer

Vector floating-point round and convert to unsigned integer.

Description: wd[i] ← to_int_u(ws[i])

The floating-point elements in *ws* are rounded and converted to unsigned integer values based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The result is written to vector *wd*.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest unsigned integer value. The default result for negative numeric operands is zero. The default result for NaN operands is zero.

The operands are values in floating_point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible.

Operation:

```
FTINT_U.W
for i in 0 .. WRLEN/32-1
    f ← ToIntUnsignedFP(WR[ws]<sub>32i+31..32i</sub>, 32)
    WR[wd]<sub>32i+31..32i</sub> ← f
endfor
FTINT_U.D
for i in 0 .. WRLEN/64-1
    f ← ToIntUnsignedFP(WR[ws]<sub>64i+63..64i</sub>, 64)
    WR[wd]<sub>64i+63..64i</sub> ← f
endfor
function ToIntUnsignedFP(tt, n)
    /* Implementation defined floating-point rounding and unsigned
    integer conversion. */
endfunction ToIntUnsignedFP
```

Exceptions:

31	26	25	22	21	20 16	15 11	10 6	5 0	I
MSA 011110		10	010	df	wt	WS	wd	3RF 011011	
6			4	1	5	5	5	6	
Format:	FTQ.d FTQ.H FTQ.W	f wd,w wd,w	vs,wt vs,wt						MSA MSA

Purpose: Vector Floating-Point Convert to Fixed-Point

Vector fix-point format conversion from floating-point.

Description: left_half(wd)[i] \leftarrow to_q(ws[i]); right_half(wd)[i] \leftarrow to_q(wt[i])

The floating-point elements in vectors *ws* and *wt* are down-converted to a fixed-point representation, i.e. from 64-bit floating-point to 32-bit Q31 fixed-point representation, or from 32-bit floating-point to 16-bit Q15 fixed-point representation.

The floating-point data inside the fixed-point range is first scaled up (multiplied by 2^{15} or 2^{31}) and then rounded and converted to a 16-bit or 32-bit integer based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The resulting value is the Q15 or Q31 representation.

The scaling and floating-point to integer conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008. The integer conversion operation is exact, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values signal the Invalid Operation exception. Numeric operands converting to fixed-point values outside the range of the destination format signal the Overflow and the Inexact exceptions. For positive numeric operands outside the range, the default result is the largest fixed-point value. The default result for negative numeric operands outside the range is the smallest fixed-point value. The default result for NaN operands is zero.

The operands are values in floating-point data format *df*. The results are fixed-point values in data format half the size of *df*.

Restrictions:

Data-dependent exceptions are possible.

Operation:

Exceptions:

31	26	25	17	16	15 11	10	6	5	0	
MSA 011110)	110010001		df	WS	wd		2RF 011110		
6		9		1	5	5		6		
Format:	FTRUN	IC_S.df								
	FTRUN	IC_S.W wd,ws							Ν	ISA
	FTRUN	IC_S.D wd,ws							Ν	ISA
_										

Purpose: Vector Floating-Point Truncate and Convert to Signed Integer

Vector floating-point truncate and convert to signed integer.

Description: wd[i] ← truncate_to_int_s(ws[i])

The floating-point elements in *ws* are truncated, i.e. rounded toward zero, to signed integer values. The rounding mode bits RM in MSA Control and Status Register *MSACSR* are not used. The result is written to vector *wd*.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest signed integer value. The default result for negative numeric operands outside the range is the smallest signed integer value. The default result for NaN operands is zero.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible.

Operation:

```
FTRUNC_S.W
for i in 0 .. WRLEN/32-1
   f ← TruncToIntSignedFP(WR[ws]<sub>32i+31..32i</sub>, 32)
   WR[wd]<sub>32i+31..32i</sub> ← f
endfor

FTRUNC_S.D
for i in 0 .. WRLEN/64-1
   f ← TruncToIntSignedFP(WR[ws]<sub>64i+63..64i</sub>, 64)
   WR[wd]<sub>64i+63..64i</sub> ← f
endfor

function TruncToIntSignedFP(tt, n)
   /* Implementation defined floating-point truncation and signed
        integer conversion. */
endfunction TruncToIntSignedFP
```

Exceptions:

31	26	25	17	16	15 11	10 6	5	0
M 011	SA 110	110010010		df	WS	wd	2RF 011110	
	6	9	I	1	5	5	6	
Forma	t: FTRUN FTRUN FTRUN	IC_U.df IC_U.W wd,ws IC_U.D wd,ws						MS MS
-			. ~					

Purpose: Vector Floating-Point Truncate and Convert to Unsigned Integer

Vector floating-point truncate and convert to unsigned integer.

Description: wd[i] ← truncate_to_int_u(ws[i])

The floating-point elements in *ws* are truncated, i.e. rounded toward zero, to unsigned integer values. The rounding mode bits RM in MSA Control and Status Register *MSACSR* are not used. The result is written to vector *wd*.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest unsigned integer value. The default value for negative numeric operands is zero. The default result for NaN operands is zero.

The operands are values in floating_point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible.

Operation:

```
FTRUNC_U.W
for i in 0 .. WRLEN/32-1
    f ← TruncToIntUnsignedFP(WR[ws]<sub>32i+31..32i</sub>, 32)
    WR[wd]<sub>32i+31..32i</sub> ← f
endfor

FTRUNC_U.D
for i in 0 .. WRLEN/64-1
    f ← TruncToIntUnsignedFP(WR[ws]<sub>64i+63..64i</sub>, 64)
    WR[wd]<sub>64i+63..64i</sub> ← f
endfor

function TruncToIntUnsignedFP(tt, n)
    /* Implementation defined floating-point truncation and unsigned
    integer conversion. */
endfunction TruncToIntUnsignedFP
```

Exceptions:

31	26	25	23	22	21	20	16	15 11	1	10 6	5	0
MSA 011110		100)	(lf	wt		WS		wd	3R 010101	
6		3			2	5		5		5	6	
Format:	HADD_ HADD_ HADD_ HADD_	S.df S.H w S.W w S.D w	d,w d,w d,w	vs, vs, vs,	wt wt wt							MSA MSA MSA

Purpose: Vector Signed Horizontal Add

Vector sign extend and pairwise add the odd elements with the even elements to double width elements

Description: (wd[2i+1], wd[2i]) ← signed(ws[2i+1]) + signed(wt[2i])

The sign-extended odd elements in vector *ws* are added to the sign-extended even elements in vector *wt* producing a result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
HADD S.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow hadd_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
    endfor
HADD S.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow hadd_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
    endfor
HADD S.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow hadd_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
    endfor
function hadd_s(ts, tt, n)
    t \leftarrow ((ts_{2n-1})^n || ts_{2n-1,..n}) + ((tt_{n-1})^n || tt_{n-1,..0})
    return t
endfunction hadd s
```

Exceptions:

31 2	6 25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110	101	df	wt	WS	wd	3R 010101	
6	3	2	5	5	5	6	
Format: HADI HADI HADI HADI	_U.df _U.H wd,w _U.W wd,w _U.D wd,w	vs,wt vs,wt vs,wt					MSA MSA MSA

Purpose: Vector Unsigned Horizontal Add

Vector zero extend and pairwise add the odd elements with the even elements to double width elements

Description: (wd[2i+1], wd[2i]) ← unsigned(ws[2i+1]) + unsigned(wt[2i])

The zero-extended odd elements in vector *ws* are added to the zero-extended even elements in vector *wt* producing a result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
HADD U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow hadd_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
    endfor
HADD U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow hadd_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
    endfor
HADD U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow hadd_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
    endfor
function hadd u(ts, tt, n)
    t \leftarrow (0^n | \overline{|} ts_{2n-1..n}) + (0^n | | tt_{n-1..0})
    return t
endfunction hadd u
```

Exceptions:

31 26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110	110	df	wt	WS	wd	3R 010101	
6	3	2	5	5	5	6	
Format: HSUB_ HSUB_ HSUB_ HSUB_	_S.df _S.H wd,w _S.W wd,w _S.D wd,w	rs,wt rs,wt rs,wt				M M M	ISA ISA ISA

Purpose: Vector Signed Horizontal Subtract

Vector sign extend and pairwise subtract the even elements from the odd elements to double width elements

Description: (wd[2i+1], wd[2i]) ← signed(ws[2i+1]) - signed(wt[2i])

The sign-extended odd elements in vector *wt* are subtracted from the sign-extended even elements in vector *wt* producing a signed result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
HSUB S.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow hsub_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
    endfor
HSUB S.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow hsub_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
    endfor
HSUB S.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow hsub_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
    endfor
function hsub_s(ts, tt, n)
    t \leftarrow ((ts_{2n-1})^n || ts_{2n-1,..n}) - ((tt_{n-1})^n || tt_{n-1,..0})
    return t
endfunction hsub s
```

Exceptions:

31 26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110	111	df	wt	WS	wd	3R 010101	
6	3	2	5	5	5	6	
Format: HSUB_ HSUB_ HSUB_ HSUB_	U.df U.H wd,w U.W wd,w U.D wd,w	rs,wt rs,wt rs,wt				M M M	ISA ISA ISA

Purpose: Vector Unsigned Horizontal Subtract

Vector zero extend and pairwise subtract the even elements from the odd elements to double width elements

Description: (wd[2i+1], wd[2i]) ← unsigned(ws[2i+1]) - unsigned(wt[2i])

The zero-extended odd elements in vector *wt* are subtracted from the zero-extended even elements in vector *ws* producing a signed result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of df. The results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
HSUB U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow hsub_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
    endfor
HSUB U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow hsub_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
    endfor
HSUB U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow hsub_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
    endfor
function hsub_u(ts, tt, n)
    t \leftarrow (0^n | \overline{|} ts_{2n-1..n}) - (0^n | | tt_{n-1..0})
    return t
endfunction hsub u
```

Exceptions:

31	26 25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110	110	df	wt	WS	wd	3R 010100	
6	3	2	5	5	5	6	-
Format: IL ¹ IL ¹ IL ¹ IL ¹	EV.df EV.B wd,w; EV.H wd,w; EV.W wd,w; EV.D wd,w;	s,wt s,wt s,wt					MSA MSA MSA MSA

Purpose: Vector Interleave Even

Vector even elements interleave.

Description: wd[2i] ← wt[2i]; wd[2i+1] ← ws[2i]

Even elements in vectors ws and wt are copied to vector wd alternating one element from ws with one element from wt.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ILVEV.B
    for i in 0 .. WRLEN/16-1
         j ← 2 * i
         k \leftarrow 2 * i + 1
         WR [wd] <sub>8j+7..8j</sub> ← WR [wt] <sub>8j+7..8j</sub>
         WR [wd] _{8k+7..8k} \leftarrow WR [ws]_{8j+7..8j}
    endfor
ILVEV.H
    for i in 0 .. WRLEN/32-1
         j ← 2 * i
         k ← 2 * i + 1
         WR[wd]<sub>16j+15..16j</sub> ← WR[wt]<sub>16j+15..16j</sub>
         WR[wd]_{16k+15..16k} \leftarrow WR[ws]_{16j+15..16j}
     endfor
ILVEV.W
    for i in 0 .. WRLEN/64-1
         j ← 2 * i
         k \leftarrow 2 * i + 1
         \texttt{WR[wd]}_{\texttt{32j+31..32j}} \leftarrow \texttt{WR[wt]}_{\texttt{32j+31..32j}}
         WR[wd]_{32k+31..32k} \leftarrow WR[ws]_{32j+31..32j}
     endfor
ILVEV.D
    for i in 0 .. WRLEN/128-1
         j ← 2 * i
         k ← 2 * i + 1
         WR[wd]<sub>64j+63..64j</sub> ← WR[wt]<sub>64j+63..64j</sub>
         WR[wd]_{64k+63..64k} \leftarrow WR[ws]_{64j+63..64j}
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

endfor

Exceptions:
31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	100	df	wt	ws	wd	3R 010100	
6		3	2	5	5	5	6	_
Format:	ILVL.	df						
	ILVL.	B wd,ws,	wt					MSA
	ILVL.	H wd,ws,	wt					MSA
	ILVL.	W wd,ws,	wt					MSA
	ILVL.	D wd,ws,	wt					MSA
	ILVL. ILVL.	W wd,ws, W wd,ws, D wd,ws,	wt wt					MS/ MS/

Purpose: Vector Interleave Left

Vector left elements interleave.

Description: wd[2i] ← left_half(wt)[i]; wd[2i+1] ← left_half(ws)[i]

The left half elements in vectors *ws* and *wt* are copied to vector *wd* alternating one element from *ws* with one element from *wt*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ILVL.B
    for i in 0 .. WRLEN/16-1
         j ← 2 * i
         k ← 2 * i + 1
         WR[wd]<sub>8j+7..8j</sub> ← WR[wt]<sub>8i+7+WRLEN/2..8i+WRLEN/2</sub>
         WR[wd]<sub>8k+7..8k</sub> ← WR[ws]<sub>8i+7+WRLEN/2..8i+WRLEN/2</sub>
    endfor
ILVL.H
    for i in 0 .. WRLEN/32-1
         j ← 2 * i
         k ← 2 * i + 1
         WR [wd] 16j+15..16j ← WR [wt] 16j+15+WRLEN/2..16j+WRLEN/2
         WR[wd]_{16k+15..16k} \leftarrow WR[ws]_{16i+15+WRLEN/2..16i+WRLEN/2}
    endfor
ILVL.W
    for i in 0 .. WRLEN/64-1
         j ← 2 * i
         k \leftarrow 2 * i + 1
         WR[wd]<sub>32j+31..32j</sub> ← WR[wt]<sub>32i+31+WRLEN/2..32i+WRLEN/2</sub>
         WR[wd]_{32k+31..32k} \leftarrow WR[ws]_{32i+31+WRLEN/2..32i+WRLEN/2}
    endfor
ILVL.D
    for i in 0 .. WRLEN/128-1
         j ← 2 * i
         k ← 2 * i + 1
         WR [wd]<sub>64j+63..64j</sub> ← WR [wt]<sub>64i+63+WRLEN/2..64i+WRLEN/2</sub>
         WR [wd]<sub>64k+63..64k</sub> \leftarrow WR [ws]<sub>64i+63+WRLEN/2..64i+WRLEN/2</sub>
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

endfor

Exceptions:

31	26	25	23 22 2	1 20	16	15 11	10	6 5	0
MSA 011110)	111	df	wt		ws	wd	3R 010100	
6		3	2	5		5	5	6	
Format:	ILVOD	.df							
	ILVOD	.B wd	,ws,wt						MSA
	ILVOD	.H wd	,ws,wt						MSA
	ILVOD	.W wd	,ws,wt						MSA
	ILVOD	.D wd	,ws,wt						MSA

Purpose: Vector Interleave Odd

Vector odd elements interleave.

Description: wd[2i] \leftarrow wt[2i+1]; wd[2i+1] \leftarrow ws[2i+1]

Odd elements in vectors ws and wt are copied to vector wd alternating one element from ws with one element from wt.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ILVOD.B
    for i in 0 .. WRLEN/16-1
         j ← 2 * i
         k \leftarrow 2 * i + 1
         WR[wd]_{8j+7..8j} \leftarrow WR[wt]_{8k+7..8k}
         WR[wd]_{8k+7..8k} \leftarrow WR[ws]_{8k+7..8k}
    endfor
ILVOD.H
    for i in 0 .. WRLEN/32-1
         j ← 2 * i
         k ← 2 * i + 1
         WR[wd]_{16j+15..16j} \leftarrow WR[wt]_{16k+15..16k}
         WR[wd]_{16k+15..16k} \leftarrow WR[ws]_{16k+15..16k}
     endfor
ILVOD.W
    for i in 0 .. WRLEN/64-1
         j ← 2 * i
         k \leftarrow 2 * i + 1
         \texttt{WR[wd]}_{\texttt{32j+31..32j}} \leftarrow \texttt{WR[wt]}_{\texttt{32k+31..32k}}
         \texttt{WR}[\texttt{wd}]_{32k+31..32k} \leftarrow \texttt{WR}[\texttt{ws}]_{32k+31..32k}
     endfor
ILVOD.D
    for i in 0 .. WRLEN/128-1
         j ← 2 * i
         k ← 2 * i + 1
         WR[wd]_{64j+63..64j} \leftarrow WR[wt]_{64k+63..64k}
         WR[wd]_{64k+63..64k} \leftarrow WR[ws]_{64k+63..64k}
```

endfor

Exceptions:

31	26	25 2	3 22 21	20 16	15 11	10 6	5 0	
MSA 011110		101	df	wt	ws	wd	3R 010100	
6		3	2	5	5	5	6	
Format:	ILVR.	df						
	ILVR.	B wd,ws	,wt					MSA
	ILVR.	H wd,ws	,wt					MSA
	ILVR.	W wd,ws	,wt					MSA
	ILVR.	D wd,ws	,wt					MSA

Purpose: Vector Interleave Right

Vector right elements interleave.

Description: wd[2i] ← right_half(wt)[i]; wd[2i+1] ← right_half(ws)[i]

The right half elements in vectors *ws* and *wt* are copied to vector *wd* alternating one element from *ws* with one element from *wt*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ILVR.B
    for i in 0 .. WRLEN/16-1
         j ← 2 * i
         k \leftarrow 2 * i + 1
         WR[wd]<sub>8j+7..8j</sub> ← WR[wt]<sub>8i+7..8i</sub>
         WR[wd]<sub>8k+7..8k</sub> ← WR[ws]<sub>8i+7..8i</sub>
    endfor
ILVR.H
    for i in 0 .. WRLEN/32-1
         j ← 2 * i
         k ← 2 * i + 1
         WR[wd]<sub>16j+15..16j</sub> ← WR[wt]<sub>16i+15..16i</sub>
         WR[wd]_{16k+15..16k} \leftarrow WR[ws]_{16i+15..16i}
    endfor
ILVR.W
    for i in 0 .. WRLEN/64-1
         j ← 2 * i
         k \leftarrow 2 * i + 1
         WR[wd]<sub>32j+31..32j</sub> ← WR[wt]<sub>32i+31..32i</sub>
         WR[wd]_{32k+31..32k} \leftarrow WR[ws]_{32i+31..32i}
    endfor
ILVR.D
    for i in 0 .. WRLEN/128-1
         j ← 2 * i
         k ← 2 * i + 1
         WR[wd]<sub>64j+63..64j</sub> ← WR[wt]<sub>64i+63..64i</sub>
         WR[wd]<sub>64k+63..64k</sub> ← WR[ws]<sub>64i+63..64i</sub>
```

endfor

Exceptions:

31	26	25	22	21	16	15 11	10	6	5	0
MSA 011110)		0100	df/	n	rs	wd		ELM 011001	
6			4	6		5	5		6	
Format:	INSER INSER INSER INSER	T.d T.B T.H T.W	f wd[n],; wd[n],; wd[n],;	rs rs rs						MSA MSA MSA

Purpose: GPR Insert Element

GPR value copied to vector element.

Description: wd[n] ← rs

Set element n in vector wd to GPR rs value. All other elements in vector wd are unchanged. If the source GPR is wider than the destination data format, the destination's elements will be set to the least significant bits of the GPR.

The operands and results are values in data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
INSERT.B

WR [wd]<sub>8n+7..8n</sub> \leftarrow GPR [rs]<sub>7..0</sub>

INSERT.H

WR [wd]<sub>16n+15..16n</sub> \leftarrow GPR [rs]<sub>15..0</sub>

INSERT.W

WR [wd]<sub>32n+31..32n</sub> \leftarrow GPR [rs]<sub>31..0</sub>
```

Exceptions:

31	26	25	22	21	16	15 11	10	6	5 0	
MSA 011110)		0101	df/n		ws		wd	ELM 011001	
6			4	6		5		5	6	
Format:	INSVE INSVE INSVE INSVE INSVE	.df .B .H .W .D	wd[n],ws wd[n],ws wd[n],ws wd[n],ws	s [0] s [0] s [0] s [0]						MSA MSA MSA MSA

Purpose: Element Insert Element

Element value copied to vector element.

Description: wd [n] \leftarrow ws [0]

Set element *n* in vector *wd* to element 0 in vector *ws* value. All other elements in vector *wd* are unchanged.

The operands and results are values in data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
INSVE.B

WR [wd]<sub>8n+7..8n</sub> \leftarrow WR [ws]<sub>7..0</sub>

INSVE.H

WR [wd]<sub>16n+15..16n</sub> \leftarrow WR [ws]<sub>15..0</sub>

INSVE.W

WR [wd]<sub>32n+31..32n</sub> \leftarrow WR [ws]<sub>31..0</sub>

INSVE.D

WR [wd]<sub>64n+63..64n</sub> \leftarrow WR [ws]<sub>63..0</sub>
```

Exceptions:

31	26	25	16	15 1	1 10	6	5	2	1 0	
MSA 0111	A 10	s10		rs	wd		MI10 1000		df	
6		10		5	5		4		2	_
Format:	LD.df									
	LD.B	wd,s10(rs)								MSA
	LD.H	wd,s10(rs)								MSA
	LD.W	wd,s10(rs)								MSA
	LD.D	wd,s10(rs)								MSA

Purpose: Vector Load

Vector load element-by-element from base register plus offset memory address,

Description: wd[i] ← memory[rs + (s10 + i) * sizeof(wd[i])]

The WRLEN / 8 bytes at the effective memory location addressed by the base rs and the 10-bit signed immediate offset s10 are fetched and placed in wd as elements of data format df.

The *s10* offset in data format *df* units is added to the base *rs* to form the effective memory location address. *rs* and the effective memory location address have no alignment restrictions.

If the effective memory location address is element aligned, the vector load instruction is atomic at the element level with no guaranteed ordering among elements, i.e. each element load is an atomic operation issued in no particular order with respect to the element's vector position.

By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format *df*. The assembler determines the *s10* bitfield value dividing the byte offset by the size of the data format *df*.

Restrictions:

Address-dependent exceptions are possible.

Operation:

```
LD.B
   a \leftarrow rs + s10
   LoadByteVector(WR[wd]<sub>WRLEN-1</sub>, a, WRLEN/8)
LD.H
    a \leftarrow rs + s10 * 2
   LoadHalfwordVector(WR[wd]<sub>WRLEN-1</sub>, a, WRLEN/16)
LD.W
    a \leftarrow rs + s10 * 4
   LoadWordVector(WR[wd]<sub>WRLEN-1..0</sub>, a, WRLEN/32)
LD.D
    a \leftarrow rs + s10 * 8
   LoadDoublewordVector(WR[wd]<sub>WRLEN-1..0</sub>, a, WRLEN/64)
function LoadByteVector(ts, a, n)
    /* Implementation defined load ts vector of n bytes from virtual
           address a. */
endfunction LoadByteVector
function LoadHalfwordVector(ts, a, n)
    /* Implementation defined load ts vector of n halfwords from
```

```
virtual address a. */
endfunction LoadHalfwordVector
function LoadWordVector(ts, a, n)
    /* Implementation defined load ts vector of n words from virtual
        address a. */
endfunction LoadWordVector(ts, a, n)
    /* Implementation defined load ts vector of n doublewords from
        virtual address a. */
endfunction LoadDoublewordVector
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception. Data access TLB and Address Error Exceptions.

31 2	6 25 23	22 21	20 11	10 6	5 0)
MSA 011110	110	df	s10	wd	I10 000111	
6	3	2	10	5	6	
Format: LDI.	df					
LDI.	B wd,s10					MSA
LDI.	H wd,s10					MSA
LDI.	W wd,s10					MSA
LDI.	D wd,s10					MSA

Purpose: Immediate Load

Immediate value replicated across all destination elements.

Description: wd[i] ← s10

The signed immediate s10 is replicated in all *wd* elements. For byte elements, only the least significant 8 bits of s10 will be used.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
LDI.B
       \texttt{t} \leftarrow \texttt{s10}_{7..0}
       for i in 0 .. WRLEN/8-1
              \texttt{WR[wd]}_{\texttt{8i+7..8i}} \leftarrow \texttt{t}
       endfor
LDI.H
       t \leftarrow (s10<sub>9</sub>)<sup>6</sup> || s10<sub>9..0</sub>
for i in 0 .. WRLEN/16-1
              WR[wd]<sub>16i+15..16i</sub> ← t
       endfor
LDI.W
       t \leftarrow (s10_9)^{22} || s10_{9..0}
for i in 0 .. WRLEN/32-1
              WR[wd]<sub>32i+31..32i</sub> ← t
       endfor
LDI.D
       t \leftarrow (s10<sub>9</sub>)<sup>54</sup> || s10<sub>9..0</sub>
for i in 0 .. WRLEN/64-1
              WR[wd]<sub>64i+63..64i</sub> ← t
       endfor
```

Exceptions:

31		26	25	21	20	16	15	11	10	8	7	6	5	0
	SPECIAL 000000		rs		rt		rd		000)	sa	ı	LSA 000101	
L	6		5		5		5		3		2		6	
	Format: L	SA												
	L	SA r	d,rs,rt	,sa										MSA

Purpose: Left Shift Add

To left-shift a word by a fixed number of bits and add the result to another word.

Description: GPR[rd] ← (GPR[rs] << (sa + 1)) + GPR[rt]

The 32-bit word value in GPR *rs* is shifted left, inserting zeros into the emptied bits; the 32-bit word result is added to the 32-bit value in GPR *rt* and the 32-bit arithmetic result is sign-extended and placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

A Reserved Instruction Exception is signaled if MSA implementation is not present.

If GPR *rt* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is **UNPRE-DICTABLE**.

Operation:

```
if NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
if Config3<sub>MSAP</sub> = 1 then
    s ← sa + 1
    temp ← (GPR[rs]<sub>(31-s)..0</sub> || 0<sup>s</sup>) + GPR[rt]
    GPR[rd] ← sign_extend<sub>(temp31..0)</sub>
else
    SignalException(ReservedInstruction)
endif
```

Exceptions:

Reserved Instruction Exception.

31	26	25 23	2 21	20 16	15 11	10 6	5 0	
	MSA 011110	0101	df	wt	ws	wd	3RF 011100	
	6	4	1	5	5	5	6	
	Format: Madd_ Madd_ Madd_	Q.df Q.H wd,ws, Q.W wd,ws,	wt wt					MSA MSA

Purpose: Vector Fixed-Point Multiply and Add

Vector fixed-point multiply and add.

Description: wd[i] ← saturate(wd[i] + ws[i] * wt[i])

The products of fixed-point elements in vector wt by fixed-point elements in vector ws are added to the fixed-point elements in vector wd. The multiplication result is not saturated, i.e. exact (-1) * (-1) = 1 is added to the destination. The saturated fixed-point results are stored back to wd.

Internally, the multiplication and addition operate on data double the size of df. Truncation to fixed-point data format df is performed at the very last stage, after saturation.

The operands and results are values in fixed-point data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MADD Q.H
     for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> ←
                    q_madd(WR[wd]<sub>16i+15..16i</sub>, WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 16)
     endfor
MADD_Q.W
     for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> ←
                    q_madd(WR[wd]<sub>32i+31..32i</sub>, WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
     endfor
function mulx s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid \mid ts_{n-1..0}
     t \leftarrow (tt_{n-1})^n || tt_{n-1..0}
     p \leftarrow s * t
     return p_{2n-1..0}
endfunction mulx_s
function sat_s(tt, n, b)
     if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then
return 0^{n-b+1} \mid \mid 1^{b-1}
     endif
     if tt_{n-1} = 1 and tt_{n-1..b-1} \neq 1^{n-b+1} then return 1^{n-b+1} \mid \mid 0^{b-1}
     else
          return tt
     endif
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

endfunction sat_s function q_madd(td, ts, tt, n) $p \leftarrow mulx_s(ts, tt, n)$ $d \leftarrow (td_{n-1} \mid \mid td_{n-1..0} \mid \mid 0^{n-1}) + p_{2n-1..0}$ $d \leftarrow sat_s(d_{2n-1..n-1}, n+1, n)$ return $d_{n-1..0}$ endfunction q_madd

Exceptions:

31	26	25	22	21	20 10	6 15 1	1 10	6	5	0
MSA 01111	0	1101		df	wt	ws	wd		3RF 011100	
6		4		1	5	5	5		6	
Format:	MADDR	_Q.df	we	T.7+						MSA
	MADDR	_Q.H wd _Q.W wd	,ws ,ws	,wt ,wt						MSA
_										

Purpose: Vector Fixed-Point Multiply and Add Rounded

Vector fixed-point multiply and add rounded.

Description: wd[i] ← saturate(round(wd[i] + ws[i] * wt[i]))

The products of fixed-point elements in vector wt by fixed-point elements in vector ws are added to the fixed-point elements in vector wd. The multiplication result is not saturated, i.e. exact (-1) * (-1) = 1 is added to the destination. The rounded and saturated fixed-point results are stored back to wd.

Internally, the multiplication, addition, and rounding operate on data double the size of *df*. Truncation to fixed-point data format *df* is performed at the very last stage, after saturation.

The rounding is done by adding 1 to the most significant bit that is going to be discarded at truncation.

The operands and results are values in fixed-point data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MADDR Q.H
     for i in 0 .. WRLEN/16-1
          \texttt{WR[wd]}_{\texttt{16i+15..16i}} \leftarrow
                     q_maddr(WR[wd]<sub>16i+15..16i</sub>, WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 16)
     endfor
MADDR Q.W
     for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> ←
                     q_maddr(WR[wd]<sub>32i+31..32i</sub>, WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
     endfor
function mulx_s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid \mid ts_{n-1..0}
     t \leftarrow (tt_{n-1})^n \mid \mid tt_{n-1..0}
     p \leftarrow s * t
     return p_{2n-1..0}
endfunction mulx s
function sat_s(tt, n, b)
     if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then
return 0^{n-b+1} \parallel 1^{b-1}
     endif
     if tt_{n-1} = 1 and tt_{n-1..b-1} \neq 1^{n-b+1} then return 1^{n-b+1} \parallel 0^{b-1}
     else
           return tt
```

```
endif
endfunction sat_s
function q_maddr(td, ts, tt, n)
p \leftarrow mulx_s(ts, tt, n)
d \leftarrow (td_{n-1} || td_{n-1..0} || 0^{n-1}) + p_{2n-1..0}
d \leftarrow d + (1 || 0^{n-2})
d \leftarrow sat_s(d_{2n-1..n-1}, n+1, n)
return d_{n-1..0}
endfunction q_maddr
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	001	df	wt	WS	wd	3R 010010	
6		3	2	5	5	5	6	_
Format:	MADDV MADDV MADDV MADDV MADDV	.df .B wd,ws .H wd,ws .W wd,ws .D wd,ws	s,wt s,wt s,wt s,wt					MSA MSA MSA MSA

Purpose: Vector Multiply and Add

Vector multiply and add.

Description: wd[i] ← wd[i] + ws[i] * wt[i]

The integer elements in vector *wt* are multiplied by integer elements in vector *ws* and added to the integer elements in vector *wd*. The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MADDV.B
     for i in 0 .. WRLEN/8-1
          WR[wd]<sub>8i+7..8i</sub> ←
                   WR[wd]<sub>8i+7..8i</sub> + WR[ws]<sub>8i+7..8i</sub> * WR[wt]<sub>8i+7..8i</sub>
     endfor
MADDV.H
     for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> ←
                    WR[wd]<sub>16i+15..16i</sub> + WR[ws]<sub>16i+15..16i</sub> * WR[wt]<sub>16i+15..16i</sub>
     endfor
MADDV.W
     for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> ←
                    WR[wd]<sub>32i+31..32i</sub> + WR[ws]<sub>32i+31..32i</sub> * WR[wt]<sub>32i+31..32i</sub>
     endfor
MADDV.D
     for i in 0 .. WRLEN/64-1
          WR[wd]<sub>64i+63..64i</sub> ←
                    WR[wd]<sub>64i+63..64i</sub> + WR[ws]<sub>64i+63..64i</sub> * WR[wt]<sub>64i+63..64i</sub>
     endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0
MSA 01111	0	110	df	wt	ws	wd	3R 001110
6		3	2	5	5	5	6
Format:	MAX A	.df					
	MAX_A	.B wd,w	s,wt				Μ
	MAX_A	.H wd,ws	s,wt				Μ
	MAX_A	.W wd,ws	s,wt				Μ
	MAX_A	.D wd,w	s,wt				Μ

Purpose: Vector Maximum Based on Absolute Values

Vector and vector maximum based on the absolute values.

Description: wd[i] ← absolute_value(ws[i]) > absolute_value(wt[i])? ws[i]: wt[i]

The value with the largest magnitude, i.e. absolute value, between corresponding signed elements in vector *ws* and vector *wt* are written to vector *wd*.

The minimum negative value representable has the largest absolute value.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MAX A.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow max_a(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)
    endfor
MAX A.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow max_a(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
MAX A.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow max_a(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
MAX A.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow max_a(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function abs(tt, n)
    if tt_{n-1} = 1 then
        return -tt_{n-1...0}
    else
        return tt<sub>n-1..0</sub>
    endif
endfunction abs
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

```
function max_a(ts, tt, n)

t \leftarrow 0 \mid \mid abs(tt, n)

s \leftarrow 0 \mid \mid abs(ts, n)

if t < s then

return ts

also
```

```
else
return tt
endif
```

endfunction max_a

Exceptions:

31	26	25	23	22	21	20	16	15	11	10	6	5	0
MSA 011110)	010		Ċ	lf	wt		WS		wd		3R 001110	
6		3		:	2	5		5		5		6	
Format:	MAX_S	.df											
	MAX_S	.B wd	,ws	,wt	5								MSA
	MAX_S	.H wd	,ws	,wt									MSA
	MAX_S	.W wd	,ws	,wt	:								MSA
	MAX_S	.D wd	,ws	,wt									MSA

Purpose: Vector Signed Maximum

Vector and vector signed maximum.

Description: wd[i] ← max(ws[i], wt[i])

Maximum values between signed elements in vector wt and signed elements in vector ws are written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MAX_S.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow max_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)
    endfor
MAX S.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow max_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
MAX S.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow max_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
MAX_S.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63...64i} \leftarrow max_s(WR[ws]_{64i+63...64i}, WR[wt]_{64i+63...64i}, 64)
    endfor
function max s(ts, tt, n)
    t \leftarrow tt_{n-1} \mid\mid tt
    s \leftarrow ts_{n-1} \mid \mid ts
    if t < s then
        return ts
    else
        return tt
    endif
endfunction max_s
```

Exceptions:

31	26	25	23	22 21	20	16	15	11	10		6	5	0
MSA 01111	0	011	l	df		wt		WS		wd		3R 001110	
6		3		2	1	5		5	1	5		6	
Format:	MAX_U	.df											
	MAX_U	I.B wd	,ws	,wt									MSA
	MAX_U	.H wd	,ws	,wt									MSA
	MAX_U	.W wd	,ws	,wt									MSA
	MAX_U	.D wd	,ws	,wt									MSA

Purpose: Vector Unsigned Maximum

Vector and vector unsigned maximum.

Description: wd[i] ← max(ws[i], wt[i])

Maximum values between unsigned elements in vector wt and unsigned elements in vector ws are written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MAX U.B
   for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow max_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)
    endfor
MAX U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow max_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
MAX U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow max_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
MAX U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow max_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function max u(ts, tt, n)
   t ← 0 || tt
    s \leftarrow 0 \mid \mid ts
    if t < s then
        return ts
    else
        return tt
    endif
endfunction max u
```

Exceptions:

31	26	25	23	22 21	20	16	15	11	10	6	5	0
MSA 01111	0	010)	df	sť	5	W	5	w	ď	I5 000110	0
6		3		2	5	5	5		Ę	5	6	
Format:	MAXI	S.df										
	MAXI	S.B w	/d,w	s,s5								MSA
	MAXI_	S.H w	/d,w	s,s5								MSA
	MAXI	S.W w	/d,w	s,s5								MSA
	MAXI	S.D w	/d,w	s,s5								MSA

Purpose: Immediate Signed Maximum

Immediate and vector signed maximum.

Description: wd[i] ← max(ws[i], s5)

Maximum values between signed elements in vector ws and the 5-bit signed immediate s5 are written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MAXI_S.B
    t \leftarrow (s5_4)^3 \mid \mid s5_{4..0}
    for i in 0 .. WRLEN/8-1
         WR[wd]<sub>8i+7..8i</sub> \leftarrow max_s(WR[ws]<sub>8i+7..8i</sub>, t, 8)
    endfor
MAXI_S.H
    t \leftarrow (s5_4)^{11} || s5_{4..0}
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow max_s(WR[ws]_{16i+15..16i}, t, 16)
    endfor
MAXI_S.W
    t \leftarrow (s5_4)^{27} || s5_{4..0}
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow max_s(WR[ws]_{32i+31..32i}, t, 32)
     endfor
MAXI_S.D
    t \leftarrow (s5_4)^{59} || s5_{4..0}
     for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow max_s(WR[ws]_{64i+63..64i}, t, 64)
    endfor
function max_s(ts, tt, n)
    t \leftarrow tt_{n-1} \mid \mid tt
     \mathsf{s} \leftarrow \mathsf{ts}_{\mathsf{n-1}} \ || \ \mathsf{ts}
    if t < s then
         return ts
     else
         return tt
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

endif endfunction max_s

Exceptions:

31	26	25	23 22 21	20	16	15 11	10 6	5	0
MSA 01111	0	011	df	u5		ws	wd	I5 000110	
6		3	2	5		5	5	6	
Format:	MAXI	U.df							
	MAXI	U.B wo	l,ws,u5						MSA
	MAXI	U.H we	l,ws,u5						MSA
	MAXI	U.W we	l,ws,u5						MSA
	MAXI	U.D wo	l,ws,u5						MSA

Purpose: Immediate Unsigned Maximum

Immediate and vector unsigned maximum.

Description: wd[i] ← max(ws[i], u5)

Maximum values between unsigned elements in vector ws and the 5-bit unsigned immediate u5 are written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MAXI U.B
    t \leftarrow 0^3 || u_{5_{4..0}}
    for i in 0 .. WRLEN/8-1
         WR[wd]<sub>8i+7..8i</sub> \leftarrow max_u(WR[ws]<sub>8i+7..8i</sub>, t, 8)
     endfor
MAXI U.H
    t \leftarrow 0^{11} \mid \mid u5_{4..0}
     for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow max_u(WR[ws]_{16i+15..16i}, t, 16)
     endfor
MAXI_U.W
    t \leftarrow 0^{27} || u_{5_{4..0}}
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow max_u(WR[ws]_{32i+31..32i}, t, 32)
    endfor
MAXI U.D
    t \leftarrow 0^{59} || u_{54..0}
     for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow max_u(WR[ws]_{64i+63..64i}, t, 64)
     endfor
function max_u(ts, tt, n)
    t \leftarrow 0 || tt
    s \leftarrow 0 \mid \mid ts
    if t < s then
         return ts
    else
```

return tt endif endfunction max_u

Exceptions:

31		26	25	23	22 21	20	16	15 1 ⁻	1 10	6	5	0
	MSA 011110)	111		df	wt		ws		wd	3R 001110	
	6		3		2	5		5	-	5	6	
F	Format:	MIN A	.df									
		MIN_A	.B wd	,ws,	,wt							MSA
		MIN_A	.H wd	,ws,	,wt							MSA
		MIN_A	.W wd	,ws,	,wt							MSA
		MIN_A	.D wd	,ws,	,wt							MSA

Purpose: Vector Minimum Based on Absolute Value

Vector and vector minimum based on the absolute values.

Description: wd[i] ← absolute_value(ws[i]) < absolute_value(wt[i])? ws[i]: wt[i]

The value with the smallest magnitude, i.e. absolute value, between corresponding signed elements in vector *ws* and vector *wt* are written to vector *wd*.

The minimum negative value representable has the largest absolute value.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MIN A.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow min_a(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)
    endfor
MIN A.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow min_a(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
MIN A.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow min_a(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
MIN A.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow min_a(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function min a(ts, tt, n)
    t \leftarrow 0 \mid \mid abs(tt, n)
    s \leftarrow 0 \mid \mid abs(ts, n)
    if t > s then
        return ts
    else
        return tt
    endif
```

endfunction min_a

Exceptions:

31	26	25	23 22 21	20	16	15 11	10 6	5	0
MSA 01111	0	100	df	wt		ws	wd	3R 001110	
6		3	2	5		5	5	6	
Format:	MIN_S	.df							
	MINS	.B wd	,ws,wt						MSA
	MIN_S	.H wd	,ws,wt						MSA
	MIN_S	.W wd	,ws,wt						MSA
	MIN_S	.D wd	,ws,wt						MSA

Purpose: Vector Signed Minimum

Vector and vector signed minimum.

Description: wd[i] ← min(ws[i], wt[i])

Minimum values between signed elements in vector wt and signed elements in vector ws are written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MIN_S.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow min_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)
    endfor
MIN S.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow min_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
MIN S.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow min_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
MIN S.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63...64i} \leftarrow min_s(WR[ws]_{64i+63...64i}, WR[wt]_{64i+63...64i}, 64)
    endfor
function min s(ts, tt, n)
    t \leftarrow tt_{n-1} \mid\mid tt
    s \leftarrow ts_{n-1} \mid \mid ts
    if t > s then
        return ts
    else
        return tt
    endif
endfunction min_s
```

Exceptions:

31	26	25	23 22	2 21	20 16	15 11	10 6	5 0	
MSA 011110)	101		df	wt	WS	wd	3R 001110	
6		3		2	5	5	5	6	_
Format:	MIN_U MIN_U MIN_U MIN_U MIN_U	.df .B wd .H wd .W wd .D wd	WS,W WS,W WS,W	vt vt vt					MSA MSA MSA MSA

Purpose: Vector Unsigned Minimum

Vector and vector unsigned minimum.

Description: wd[i] ← min(ws[i], wt[i])

Minimum values between unsigned elements in vector wt and unsigned elements in vector ws are written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MIN U.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow min_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)
    endfor
MIN U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow min_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
MIN U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow min_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
MIN U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow min_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function min u(ts, tt, n)
   t ← 0 || tt
    s \leftarrow 0 \mid \mid ts
    if t > s then
        return ts
    else
        return tt
    endif
endfunction min u
```

Exceptions:

31	26	25	23	22	21	20	16	15 1	1	10	6	5 0)
MSA 011110)	100	0	di	f	s5		ws		wd		I5 000110	
6		3		2		5		5		5		6	_
Format:	MINI_ MINI_ MINI_ MINI_ MINI_ MINI_	S.df S.B w S.H w S.W w S.D w	rd, w rd, w rd, w rd, w	s,s s,s s,s s,s	5 5 5 5								MSA MSA MSA MSA

Purpose: Immediate Signed Minimum

Immediate and vector signed minimum.

Description: wd[i] ← min(ws[i], s5)

Minimum values between signed elements in vector *ws* and the 5-bit signed immediate *s5* are written to vector *wd*. The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MINI_S.B
    t \leftarrow (s5_4)^3 \mid \mid s5_{4..0}
    for i in 0 .. WRLEN/8-1
         WR[wd]<sub>8i+7..8i</sub> \leftarrow min_s(WR[ws]<sub>8i+7..8i</sub>, t, 8)
    endfor
MINI_S.H
    t \leftarrow (s5_4)^{11} || s5_{4..0}
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow min_s(WR[ws]_{16i+15..16i}, t, 16)
    endfor
MINI_S.W
    t \leftarrow (s5_4)^{27} || s5_{4..0}
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow min_s(WR[ws]_{32i+31..32i}, t, 32)
    endfor
MINI_S.D
    t \leftarrow (s5_4)^{59} || s5_{4..0}
    for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow min_s(WR[ws]_{64i+63..64i}, t, 64)
    endfor
function min_s(ts, tt, n)
    t \leftarrow tt_{n-1} \mid \mid tt
    s \leftarrow ts_{n-1} \mid \mid ts
    if t > s then
         return ts
    else
         return tt
```

endif endfunction min_s

Exceptions:

31	26	25	23 22 2 ⁻	1 20	16	15 11	10 6	6 5	0
MSA 011110)	101	df	u5		ws	wd	I5 000110	
6		3	2	5		5	5	6	
Format:	MINI	U.df							
	MINI	U.B wo	l,ws,u5						MSA
	MINI_	U.H wo	l,ws,u5						MSA
	MINI_	U.W wo	l,ws,u5						MSA
	MINI_	U.D wo	l,ws,u5						MSA

Purpose: Immediate Unsigned Minimum

Immediate and vector unsigned minimum.

Description: wd[i] ← min(ws[i], u5)

Minimum values between unsigned elements in vector ws and the 5-bit unsigned immediate u5 are written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MINI U.B
    t \leftarrow 0^3 || u_{5_{4..0}}
    for i in 0 .. WRLEN/8-1
         WR[wd]<sub>8i+7..8i</sub> \leftarrow min_u(WR[ws]<sub>8i+7..8i</sub>, t, 8)
     endfor
MINI U.H
     t \leftarrow 0^{11} \mid \mid u5_{4..0}
     for i in 0 .. WRLEN/16-1
         WR[wd]<sub>16i+15..16i</sub> ← min_u(WR[ws]<sub>16i+15..16i</sub>, t, 16)
     endfor
MINI_U.W
    t \leftarrow 0^{27} || u_{5_{4..0}}
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow min_u(WR[ws]_{32i+31..32i}, t, 32)
    endfor
MINI U.D
     t \leftarrow 0^{59} || u_{54..0}
     for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow min_u(WR[ws]_{64i+63..64i}, t, 64)
     endfor
function min_u(ts, tt, n)
    t \leftarrow 0 \mid \mid tt
    s \leftarrow 0 \mid \mid ts
    if t > s then
         return ts
    else
```
return tt endif endfunction min_u

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
0	MSA 11110	110	df	wt	WS	wd	3R 010010	
	6	3	2	5	5	5	6	
Forn	nat: MOD_S	.df						
	MOD_S	.B wd,ws	s,wt					MSA
	MOD_S	.H wd,ws	s,wt					MSA
	MOD_S	.W wd,ws	s,wt					MSA
	MOD_S	.D wd,ws	s,wt					MSA

Purpose: Vector Signed Modulo

Vector signed remainder (modulo).

Description: wd[i] ← ws[i] mod wt[i]

The signed integer elements in vector *ws* are divided by signed integer elements in vector *wt*. The remainder of the same sign as the dividend is written to vector *wd*. If a divisor element vector *wt* is zero, the result value is **UNPRE-DICTABLE**.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MOD S.B
    for i in 0 .. WRLEN/8-1
         WR[wd]<sub>8i+7..8i</sub> ← WR[ws]<sub>8i+7..8i</sub> mod WR[wt]<sub>8i+7..8i</sub>
    endfor
MOD S.H
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} \mod WR[wt]_{16i+15..16i}
     endfor
MOD S.W
     for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} \mod WR[wt]_{32i+31..32i}
     endfor
MOD S.D
     for i in 0 .. WRLEN/64-1
         \texttt{WR[wd]}_{64i+63..64i} \leftarrow \texttt{WR[ws]}_{64i+63..64i} \texttt{ mod } \texttt{WR[wt]}_{64i+63..64i}
     endfor
```

Exceptions:

31	26	25	23 22 21	20 16	15 11	10 6	5 0	
MSA 011110	0	111	df	wt	ws	wd	3R 010010	
6		3	2	5	5	5	6	-
Format:	MOD_U MOD_U MOD_U MOD_U MOD_U	.df .B wd, .H wd, .W wd, .D wd,	ws,wt ws,wt ws,wt ws,wt					MSA MSA MSA MSA

Purpose: Vector Unsigned Modulo

Vector unsigned remainder (modulo).

Description: wd[i] ← ws[i] umod wt[i]

The unsigned integer elements in vector *ws* are divided by unsigned integer elements in vector *wt*. The remainder is written to vector *wd*. If a divisor element vector *wt* is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MOD U.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} umod WR[wt]_{8i+7..8i}
    endfor
MOD U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} umod WR[wt]_{16i+15..16i}
    endfor
MOD U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} umod WR[wt]_{32i+31..32i}
    endfor
MOD U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]<sub>64i+63..64i</sub> ← WR[ws]<sub>64i+63..64i</sub> umod WR[wt]<sub>64i+63..64i</sub>
    endfor
```

Exceptions:

31	26	25 16	15 11	10 6	5 0	
MSA 01111	0	0010111110	ws	wd	ELM 011001	
6		10	5	5	6	
Format:	MOVE. MOVE.	V V wd,ws				MSA
Purpose	· Vector	Move				

Vector to vector move.

Description: wd ← ws

Copy all WRLEN bits in vector ws to vector wd.

The operand and result are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

WR[wd] ← WR[ws]

Exceptions:

	31	26	25	22	21	20 16	15 11	10 6	5 0	
	MSA 011110		01	110	df	wt	ws	wd	3RF 011100	
-	6		1	4	1	5	5	5	6	
	Format: MS MS MS	UB_ UB_ UB_	Q.df Q.H w Q.W w	nd,ws,v nd,ws,v	vt vt					MSA MSA

Purpose: Vector Fixed-Point Multiply and Subtract

Vector fixed-point multiply and subtract.

Description: wd[i] ← saturate(wd[i] - ws[i] * wt[i])

The product of fixed-point elements in vector wt by fixed-point elements in vector ws are subtracted from the fixed-point elements in vector wd. The multiplication result is not saturated, i.e. exact (-1) * (-1) = 1 is subtracted from the destination. The saturated fixed-point results are stored back to wd.

Internally, the multiplication and subtraction operate on data double the size of df. Truncation to fixed-point data format df is performed at the very last stage, after saturation.

The operands and results are values in fixed-point data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MSUB Q.H
     for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> ←
                    q_msub(WR[wd]<sub>16i+15..16i</sub>, WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 16)
     endfor
MSUB_Q.W
     for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> ←
                    q_msub(WR[wd]<sub>32i+31..32i</sub>, WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
     endfor
function mulx s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid \mid ts_{n-1..0}
     t \leftarrow (tt_{n-1})^n || tt_{n-1..0}
     p \leftarrow s * t
     return p_{2n-1..0}
endfunction mulx_s
function sat_s(tt, n, b)
     if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then
return 0^{n-b+1} \parallel 1^{b-1}
     endif
     if tt_{n-1} = 1 and tt_{n-1..b-1} \neq 1^{n-b+1} then return 1^{n-b+1} \mid \mid 0^{b-1}
     else
          return tt
     endif
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

endfunction sat_s function q_msub(td, ts, tt, n) $p \leftarrow mulx_s(ts, tt, n)$ $d \leftarrow (td_{n-1} || td_{n-1..0} || 0^{n-1}) - p_{2n-1..0}$ $d \leftarrow sat_s(d_{2n-1..n-1}, n+1, n)$ return $d_{n-1..0}$ endfunction q_msub

Exceptions:

31	26	25	22	21	20	16 15	11	10	6	5	0
MSA 01111	0	1110)	df	wt		WS	wd		3RF 011100	
6		4		1	5		5	5		6	
Format:	MSUBR MSUBR MSUBR	_Q.df _Q.H wa _Q.W wa	l,ws l,ws	,wt ,wt							MSA MSA
-						-					

Purpose: Vector Fixed-Point Multiply and Subtract Rounded

Vector fixed-point multiply and subtract rounded.

Description: wd[i] ← saturate(round(wd[i] - ws[i] * wt[i]))

The products of fixed-point elements in vector wt by fixed-point elements in vector ws are subtracted from the fixed-point elements in vector wd. The multiplication result is not saturated, i.e. exact (-1) * (-1) = 1 is subtracted from the destination. The rounded and saturated fixed-point results are stored back to wd.

Internally, the multiplication, subtraction, and rounding operate on data double the size of df. Truncation to fixed-point data format df is performed at the very last stage, after saturation.

The rounding is done by adding 1 to the most significant bit that is going to be discarded at truncation.

The operands and results are values in fixed-point data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MSUBR Q.H
     for i in 0 .. WRLEN/16-1
          \texttt{WR[wd]}_{\texttt{16i+15..16i}} \leftarrow
                     q_msubr(WR[wd]<sub>16i+15..16i</sub>, WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 16)
     endfor
MSUBR Q.W
     for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> ←
                     q_msubr(WR[wd]<sub>32i+31..32i</sub>, WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
     endfor
function mulx s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid \mid ts_{n-1..0}
     t \leftarrow (tt_{n-1})^n \mid \mid tt_{n-1..0}
     p \leftarrow s * t
     return p_{2n-1..0}
endfunction mulx s
function sat_s(tt, n, b)
     if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then return 0^{n-b+1} \mid \mid 1^{b-1}
     endif
     if tt_{n-1} = 1 and tt_{n-1..b-1} \neq 1^{n-b+1} then return 1^{n-b+1} \parallel 0^{b-1}
     else
           return tt
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

```
endif
endfunction sat_s
function q_msubr(td, ts, tt, n)
p \leftarrow mulx_s(ts, tt, n)
d \leftarrow (td_{n-1} || td_{n-1..0} || 0^{n-1}) - p_{2n-1..0}
d \leftarrow d + (1 || 0^{n-2})
d \leftarrow sat_s(d_{2n-1..n-1}, n+1, n)
return d_{n-1..0}
endfunction q_msubr
```

31	26	25 2	3 22 21	20	16 15 11	10 6	5 0	
MSA 011110)	010	df	wt	ws	wd	3R 010010	
6		3	2	5	5	5	6	
Format:	MSUBV MSUBV MSUBV MSUBV MSUBV	.df .B wd,v .H wd,v .W wd,v .D wd,v	vs,wt vs,wt vs,wt vs,wt					MSA MSA MSA MSA

Purpose: Vector Multiply and Subtract

Vector multiply and subtract.

Description: wd[i] ← wd[i] - ws[i] * wt[i]

The integer elements in vector *wt* are multiplied by integer elements in vector *ws* and subtracted from the integer elements in vector *wd*. The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MSUBV.B
     for i in 0 .. WRLEN/8-1
          WR[wd]<sub>8i+7..8i</sub> ←
                   WR[wd]<sub>8i+7..8i</sub> - WR[ws]<sub>8i+7..8i</sub> * WR[wt]<sub>8i+7..8i</sub>
     endfor
MSUBV.H
     for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> ←
                    WR[wd]<sub>16i+15..16i</sub> - WR[ws]<sub>16i+15..16i</sub> * WR[wt]<sub>16i+15..16i</sub>
     endfor
MSUBV.W
     for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> ←
                    WR[wd]<sub>32i+31..32i</sub> - WR[ws]<sub>32i+31..32i</sub> * WR[wt]<sub>32i+31..32i</sub>
     endfor
MSUBV.D
     for i in 0 .. WRLEN/64-1
          WR[wd]<sub>64i+63..64i</sub> ←
                    WR[wd]<sub>64i+63..64i</sub> - WR[ws]<sub>64i+63..64i</sub> * WR[wt]<sub>64i+63..64i</sub>
     endfor
```

Exceptions:

31	26	25	22 21	20	16 15 11	10 6	5 0	
	MSA 011110	0100	df	wt	WS	wd	3RF 011100	
	6	4	1	5	5	5	6	_
For	mat: MUL_Q	2.df						
	MUL_Ç	.H wd,ws	s,wt					MSA
	MUL_Ç	.W wd,ws	s,wt					MSA

Purpose: Vector Fixed-Point Multiply

Vector fixed-point multiplication.

Description: wd[i] ← ws[i] * wt[i]

The fixed-point elements in vector *wt* multiplied by fixed-point elements in vector *ws*. The result is written to vector *wd*.

Fixed-point multiplication for 16-bit Q15 and 32-bit Q31 is a regular signed multiplication followed by one bit shift left with saturation. Only the most significant half of the result is preserved.

The operands and results are values in fixed-point data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MUL Q.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow q_mul(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
MUL Q.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow q_mul(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
function mulx_s(ts, tt, n)
    s \leftarrow (ts_{n-1})^n \mid \mid ts_{n-1..0}
    t \leftarrow (tt_{n-1})^n || tt_{n-1..0}
    p \leftarrow s * t
    return p_{2n-1..0}
endfunction mulx s
function q mul(ts, tt, n)
    if ts = 1 || 0^{n-1} and tt = 1 || 0^{n-1} then
        return 0 || 1<sup>n-1</sup>
    else
        p \leftarrow mulx s(ts, tt, n)
        return p_{2n-2..n-1}
    endif
endfunction q mul
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26 2	25	22	21	20 1	6 15 1	10 6	5 0)
MSA 011110		1100		df	wt	ws	wd	3RF 011100	
6		4		1	5	5	5	6	
Format: MUL MUL MUL	R_Q R_Q R_Q).df).H wd,w).W wd,w	s,v s,v	vt vt					MSA MSA

Purpose: Vector Fixed-Point Multiply Rounded

Vector fixed-point multiply rounded.

Description: wd[i] ← round(ws[i] * wt[i])

The fixed-point elements in vector *wt* multiplied by fixed-point elements in vector *ws*. The rounded result is written to vector *wd*.

Fixed-point multiplication for 16-bit Q15 and 32-bit Q31 is a regular signed multiplication followed by one bit shift left with saturation. Only the most significant half of the result is preserved.

The rounding is done by adding 1 to the most significant bit that is going to be discarded prior to shifting left the full multiplication result.

The operands and results are values in fixed-point data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MULR Q.H
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow q_mulr(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
MULR Q.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow q_mulr(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
function mulx_s(ts, tt, n)
    s \leftarrow (ts_{n-1})^n \mid \mid ts_{n-1..0}
    t \leftarrow (tt_{n-1})^n \mid \mid tt_{n-1..0}
    p \leftarrow s * t
    return p_{2n-1..0}
endfunction mulx_s
function q mulr(ts, tt, n)
    if ts = 1 || 0^{n-1} and tt = 1 || 0^{n-1} then
        return 0 || 1<sup>n-1</sup>
    else
        p \leftarrow mulx_s(ts, tt, n)
        p \leftarrow p + (1 || 0^{n-2})
        return p_{2n-2..n-1}
endfunction q_mulr
```

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 01111	0	000	df	wt	ws	wd	3R 010010	
6		3	2	5	5	5	6	-
Format:	MULV. MULV. MULV. MULV. MULV.	df B wd,ws, H wd,ws, W wd,ws, D wd,ws,	, wt , wt , wt , wt					MSA MSA MSA MSA

Purpose: Vector Multiply

Vector multiply.

Description: wd[i] ← ws[i] * wt[i]

The integer elements in vector *wt* are multiplied by integer elements in vector *ws*. The result is written to vector *wd*. The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MULV.B
     for i in 0 .. WRLEN/8-1
          WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} * WR[wt]_{8i+7..8i}
     endfor
MULV.H
     for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> \leftarrow WR[ws]<sub>16i+15..16i</sub> * WR[wt]<sub>16i+15..16i</sub>
     endfor
MULV.W
     for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> \leftarrow WR[ws]<sub>32i+31..32i</sub> * WR[wt]<sub>32i+31..32i</sub>
     endfor
MULV.D
     for i in 0 .. WRLEN/64-1
          WR[wd]<sub>64i+63..64i</sub> ← WR[ws]<sub>64i+63..64i</sub> * WR[wt]<sub>64i+63..64i</sub>
     endfor
```

Exceptions:

31	26	25	18	17 16	15 11	10 6	5 (0
MSA 01111	A 10	11000010		df	WS	wd	2R 011110	
6		8		2	5	5	6	
Format:	NLOC. NLOC. NLOC. NLOC. NLOC.	df B wd,ws H wd,ws W wd,ws D wd,ws						MSA MSA MSA MSA

Purpose: Vector Leading Ones Count

Vector element count of leading bits set to 1.

Description: wd[i] ← leading_one_count(ws[i])

The number of leading ones for elements in vector ws is stored to the elements in vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
NLOC.B
    for i in 0 .. WRLEN/8-1
        WR[wd]<sub>8i+7..8i</sub> \leftarrow leading_one_count(WR[ws]<sub>8i+7..8i</sub>, 8)
    endfor
NLOC.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow leading_one_count(WR[ws]_{16i+15..16i}, 16)
    endfor
NLOC.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow leading_one_count(WR[ws]_{32i+31..32i}, 32)
    endfor
NLOC.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow leading_one_count(WR[ws]_{64i+63..64i}, 64)
    endfor
function leading_one_count(tt, n)
    z ← 0
    for i in n-1..0
        if tt_i = 0 then
            return z
        else
            z ← z + 1
        endif
endfunction leading_one_count
```

31	26	25	18 17 16	15 11	10 6	5 0	
MSA 01111	0	11000011	df	ws	wd	2R 011110	
6		8	2	5	5	6	
Format:	NLZC. NLZC. NLZC. NLZC. NLZC.	df B wd,ws H wd,ws W wd,ws D wd,ws					MSA MSA MSA MSA

Purpose: Vector Leading Zeros Count

Vector element count of leading bits set to 0.

Description: wd[i] ← leading_zero_count(ws[i])

The number of leading zeroes for elements in vector ws is stored to the elements in vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
NLZC.B
    for i in 0 .. WRLEN/8-1
        WR[wd]<sub>8i+7..8i</sub> \leftarrow leading_zero_count(WR[ws]<sub>8i+7..8i</sub>, 8)
    endfor
NLZC.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow leading_zero_count(WR[ws]_{16i+15..16i}, 16)
    endfor
NLZC.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow leading_zero_count(WR[ws]_{32i+31..32i}, 32)
    endfor
NLZC.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63...64i} \leftarrow leading_zero_count(WR[ws]_{64i+63...64i}, 64)
    endfor
function leading_zero_count(tt, n)
    z ← 0
    for i in n-1..0
        if tt_i = 1 then
            return z
        else
            z ← z + 1
        endif
endfunction leading_zero_count
```

31	26	25	21	20 16	15 11	10 6	5 (0
MSA 01111	A .0	0001	0	wt	ws	wd	VEC 011110	
6		5		5	5	5	6	
Format:	NOR.V	7						
	NOR.V	′wd,ws,w	t					MSA

Purpose: Vector Logical Negated Or

Vector by vector logical negated or.

Description: wd \leftarrow ws NOR wt

Each bit of vector *ws* is combined with the corresponding bit of vector *wt* in a bitwise logical NOR operation. The result is written to vector *wd*.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

WR[wd] <- WR[ws] nor WR[wt]

Exceptions:

31 26	25 24 23		16 15	11 10	6 5 0	0
MSA 011110	10	i8	ws	wd	I8 000000	
6	2	8	5	5	6	
Format: NORI.	B Bwdwaie					MGA

Purpose: Immediate Logical Negated Or

Immediate by vector logical negated or.

Description: wd[i] ← ws[i] NOR i8

Each byte element of vector ws is combined with the 8-bit immediate i8 in a bitwise logical NOR operation. The result is written to vector wd.

The operands and results are values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
for i in 0 .. WRLEN/8-1
WR[wd]<sub>8i+7..8i</sub> \leftarrow WR[ws]<sub>8i+7</sub>..8i nor i8<sub>7..0</sub>
endfor
```

Exceptions:

31	26 25	21 20	16 15 1 ⁻	1 10 6	5 0
MSA 011110	00001	wt	WS	wd	VEC 011110
6	5	5	5	5	6
Format: OR	.V				

OR.V wd,ws,wt

Purpose: Vector Logical Or

Vector by vector logical or.

Description: wd \leftarrow ws OR wt

Each bit of vector *ws* is combined with the corresponding bit of vector *wt* in a bitwise logical OR operation. The result is written to vector *wd*.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $\texttt{WR[wd]} \leftarrow \texttt{WR[ws]} \text{ or } \texttt{WR[wt]}$

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

MSA

31 26	25 24	23 16	15 11	10 6	5	0
MSA 011110	01	i8	ws	wd	I8 000000	
6	2	8	5	5	6	
Format: ORI.E	8 wd,ws	s,i8				MSA

Purpose: Immediate Logical Or

Immediate by vector logical or.

Description: wd[i] ← ws[i] OR i8

Each byte element of vector *ws* is combined with the 8-bit immediate *i*8 in a bitwise logical OR operation. The result is written to vector *wd*.

The operands and results are values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
for i in 0 .. WRLEN/8-1
WR[wd]<sub>8i+7..8i</sub> \leftarrow WR[ws]<sub>8i+7</sub>..8i or i8<sub>7..0</sub>
endfor
```

Exceptions:

31	26	25	23 22 21	20 1	6 15 11	10 6	5 0	
MSA 011110)	010	df	wt	ws	wd	3R 010100	
6		3	2	5	5	5	6	_
Format:	PCKEV	.df						
	PCKEV	.B wd,	ws,wt					MSA
	PCKEV	.H wd,	ws,wt					MSA
	PCKEV	.W wd,	ws,wt					MSA
	PCKEV	.D wd,	ws,wt					MSA

Purpose: Vector Pack Even

Vector even elements copy.

Description: left_half(wd)[i] ← ws[2i]; right_half(wd)[i] ← wt[2i]

Even elements in vector *ws* are copied to the left half of vector *wd* and even elements in vector *wt* are copied to the right half of vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
PCKEV.B
    for i in 0 .. WRLEN/16-1
         j ← 2 * i
         WR[wd]<sub>8i+7+WRLEN/2..8i+WRLEN/2</sub> ← WR[ws]<sub>8j+7..8j</sub>
         WR[wd]<sub>8i+7..8i</sub> \leftarrow WR[wt]<sub>8j+7..8j</sub>
    endfor
PCKEV.H
    for i in 0 .. WRLEN/32-1
         j ← 2 * i
         WR [wd] 16i+15+WRLEN/2..16j+WRLEN/2 ← WR [ws] 16j+15..16j
         WR[wd]<sub>16i+15..16i</sub> ← WR[wt]<sub>16j+15..16j</sub>
    endfor
PCKEV.W
    for i in 0 .. WRLEN/64-1
         j ← 2 * i
         WR [wd] <sub>32i+31+WRLEN/2..32j+WRLEN/2</sub> ← WR [ws] <sub>32j+31..32j</sub>
         WR[wd]<sub>32i+31..32i</sub> ← WR[wt]<sub>32j+31..32j</sub>
    endfor
PCKEV.D
    for i in 0 .. WRLEN/128-1
         j ← 2 * i
         WR[wd]<sub>64i+63+WRLEN/2..64j+WRLEN/2</sub> ← WR[ws]<sub>64j+63..64j</sub>
         WR[wd]<sub>64i+63..64i</sub> ← WR[wt]<sub>64j+63..64j</sub>
    endfor
```

31	26	25 2	3 22 21	20 16	6 15 11	10 6	5 0	
MSA 011110	0	011	df	wt	ws	wd	3R 010100	
6		3	2	5	5	5	6	_
Format:	PCKOD	.df						
	PCKOD	.B wd,w	s,wt					MSA
	PCKOD	.H wd,w	s,wt					MSA
	PCKOD	.W wd,w	s,wt					MSA
	PCKOD	.D wd,w	s,wt					MSA

Purpose: Vector Pack Odd

Vector odd elements copy.

Description: left_half(wd)[i] ← ws[2i+1]; right_half(wd)[i] ← wt[2i+1]

Odd elements in vector *ws* are copied to the left half of vector *wd* and odd elements in vector *wt* are copied to the right half of vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
PCKOD.B
     for i in 0 .. WRLEN/16-1
          k \leftarrow 2 * i + 1
          \texttt{WR}[\texttt{wd}]_{\texttt{8i+7+WRLEN/2..8i+WRLEN/2}} \leftarrow \texttt{WR}[\texttt{ws}]_{\texttt{8k+7..8k}}
          WR[wd]_{8i+7..8i} \leftarrow WR[wt]_{8k+7..8k}
     endfor
PCKOD.H
     for i in 0 .. WRLEN/32-1
          k ← 2 * i + 1
          \texttt{WR[wd]}_{\texttt{16i+15+WRLEN/2..16i+WRLEN/2}} \leftarrow \texttt{WR[ws]}_{\texttt{16k+15..16k}}
          WR[wd]_{16i+15..16i} \leftarrow WR[wt]_{16k+15..16k}
     endfor
PCKOD.W
     for i in 0 .. WRLEN/64-1
          k ← 2 * i + 1
          \texttt{WR}[\texttt{wd}]_{\texttt{32i+31+WRLEN/2...32i+WRLEN/2}} \leftarrow \texttt{WR}[\texttt{ws}]_{\texttt{32k+31...32k}}
          WR[wd]_{32i+31..32i} \leftarrow WR[wt]_{32k+31..32k}
     endfor
PCKOD.D
     for i in 0 .. WRLEN/128-1
          k \leftarrow 2 * i + 1
          WR[wd]_{64i+63+WRLEN/2...64i+WRLEN/2} \leftarrow WR[ws]_{64k+63...64k}
          WR[wd]_{64i+63..64i} \leftarrow WR[wt]_{64k+63..64k}
     endfor
```

31	26	25	18	17 16	15 11	10 6	5	0
MS 0111	A 10	11000001		df	ws	wd	2R 011110	
6		8		2	5	5	6	
Format	: PCNT.	df						
	PCNT.	B wd,ws						MSA
	PCNT.	H wd,ws						MSA
	PCNT.	W wd,ws						MSA
	PCNT.	D wd,ws						MSA

Purpose: Vector Population Count

Vector element count of all bits set to 1.

Description: wd[i] ← population_count(ws[i])

The number of bits set to 1 for elements in vector ws is stored to the elements in vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
PCNT.B
    for i in 0 .. WRLEN/8-1
        WR[wd]<sub>8i+7..8i</sub> \leftarrow population_count(WR[ws]<sub>8i+7..8i</sub>, 8)
    endfor
PCNT.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow population_count(WR[ws]_{16i+15..16i}, 16)
    endfor
PCNT.W
    for i in 0 .. WRLEN/32-1
        WR[wd]<sub>32i+31.32i</sub> \leftarrow population_count(WR[ws]<sub>32i+31.32i</sub>, 32)
    endfor
PCNT.D
    for i in 0 .. WRLEN/64-1
        WR[wd]<sub>64i+63.64i</sub> \leftarrow population_count(WR[ws]<sub>64i+63.64i</sub>, 64)
    endfor
function population_count(tt, n)
    z ← 0
    for i in n-1..0
        if tt_i = 1 then
            z ← z + 1
        endif
endfunction population_count
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

31	26	25	23	22		16	15	11	10	6	5	0
MSA 01111	A 10	(000		df/m		ws		wd		BIT 001010	
6			3		7		5		5		6	
Format:	SAT_S	.df										
	SAT S	.B	wd,ws	s, m								MSA
	SAT S	.н	wd,ws	s, m								MSA
	SAT_S	.W	wd,ws	s, m								MSA
	SAT_S	.D	wd,ws	s, m								MSA

Purpose: Immediate Signed Saturate

Immediate selected bit width saturation of signed values.

Description: wd[i] ← saturate_signed(ws[i], m+1)

Signed elements in vector ws are saturated to signed values of m+1 bits without changing the data width. The result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SAT S.B
    for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7} si \leftarrow sat s(WR[ws]_{8i+7} si, 8, m+1)
    endfor
SAT S.H
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow sat_s(WR[ws]_{16i+15..16i}, 16, m+1)
    endfor
SAT S.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow sat_s(WR[ws]_{32i+31..32i}, 32, m+1)
    endfor
SAT S.D
    for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow sat_s(WR[ws]_{64i+63..64i}, 64, m+1)
    endfor
function sat s(tt, n, b)
    if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then return 0^{n-b+1} \parallel 1^{b-1}
    endif
    if tt_{n-1} = 1 and tt_{n-1..b-1} \neq 1^{n-b+1} then return 1^{n-b+1} \mid \mid 0^{b-1}
    else
         return tt
    endif
endfunction sat s
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

31	26	25	23	22		16	15	11	10	6	5	0
MSA 01111	0	C	001		df/m		WS		wd		BIT 001010	
6			3	1	7		5		5		6	
Format:	SAT_U	.df										
	SAT U	.в т	wd,ws	s,m								MSA
	SAT U	.н ч	wd,ws	s,m								MSA
	SAT_U	.W v	wd,ws	s,m								MSA
	SAT_U	.D 1	wd,ws	s,m								MSA

Purpose: Immediate Unsigned Saturate

Immediate selected bit width saturation of unsigned values.

Description: wd[i] ← saturate_unsigned(ws[i], m+1)

Unsigned elements in vector ws are saturated to unsigned values of m+1 bits without changing the data width. The result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SAT U.B
   for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow sat_u(WR[ws]_{8i+7..8i}, 8, m+1)
   endfor
SAT U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow sat_u(WR[ws]_{16i+15..16i}, 16, m+1)
   endfor
SAT U.W
   for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31..32i} \leftarrow sat_u(WR[ws]_{32i+31..32i}, 32, m+1)
    endfor
SAT U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow sat_u(WR[ws]_{64i+63..64i}, 64, m+1)
   endfor
function sat u(tt, n, b)
   if tt_{n-1..b} \neq 0^{n-b} then
        return 0^{n-b} \parallel 1^{b}
   else
        return tt
    endif
endfunction sat u
```

31	26	25 24	23	16	15 11	10 6	5	0
MSA 01111	0	df	i8		ws	wd	I8 000010	
6		2	8		5	5	6	
Format:	SHF.d	f						
	SHF.B	wd,w	s,i8					MSA
	SHF.H	wd,w	s,i8					MSA
	SHF.W	wd,w	s,i8					MSA

Purpose: Immediate Set Shuffle Elements

Immediate control value-based 4 element set copy

Description: wd[i] ← shuffle_set(ws, i, i8)

The set shuffle instruction works on 4-element sets in *df* data format. All sets are shuffled in the same way: the element $i8_{2i+1..2i}$ in *ws* is copied over the element i in *wd*, where i is 0, 1, 2, 3.

The operands and results are values in byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SHF.B
     for i in 0 .. WRLEN/8-1
           j ← i % 4
           \mathbf{k} \leftarrow \mathbf{i} - \mathbf{j} + \mathbf{i}\mathbf{8}_{2\mathbf{j}+1..2\mathbf{j}}
           WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8k+7..8k}
     endfor
SHF.H
     for i in 0 .. WRLEN/16-1
           j ← i % 4
          k \leftarrow i - j + i8_{2j+1..2j}
           \texttt{WR[wd]}_{\texttt{16i+15..16i}} \leftarrow \texttt{WR[ws]}_{\texttt{16k+15..16k}}
     endfor
SHF.W
     for i in 0 .. WRLEN/32-1
           j ← i % 4
          k \leftarrow i - j + i8_{2j+1..2j}
           \texttt{WR[wd]}_{32i+31..32i} \leftarrow \texttt{WR[ws]}_{32k+31..32k}
     endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	000	df	rt	ws	wd	3R 010100	
6		3	2	5	5	5	6	
Format:	SLD.d	f						
	SLD.B	wd,ws[r	rt]					MSA
	SLD.H	wd,ws[r	rt]					MSA
	SLD.W	wd,ws[r	rt]					MSA
	SLD.D	wd,ws[r	rt]					MSA

Purpose: GPR Columns Slide

GPR number of columns to slide left source array.

Description: wd[i] ← slide(wd, ws, rt)

Vector registers wd and ws contain 2-dimensional byte arrays (rectangles) stored row-wise, with as many rows as bytes in integer data format df.

The slide instructions manipulate the content of vector registers wd and ws as byte elements, with data format df indicating the 2-dimensional byte array layout.

The two source rectangles *wd* and *ws* are concatenated horizontally in the order they appear in the syntax, i.e. first *wd* and then *ws*. Place a new destination rectangle over *ws* and then slide it to the left over the concatenation of *wd* and *ws* by the number of columns given in GPR *rt*. The result is written to vector *wd*.

GPR rt value is interpreted modulo the number of columns in destination rectangle, or equivalently, the number of data format df elements in the destination vector.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SLD.B
    n \leftarrow GPR[rt] \& (WRLEN/8)
     v \leftarrow WR[wd] || WR[ws]
     for i in 0 .. WRLEN/8-1
          j \leftarrow i + n
          \texttt{WR[wd]}_{\texttt{8i+7..8i}} \leftarrow \texttt{v}_{\texttt{8j+7..8j}}
     endfor
SLD.H
    n \leftarrow GPR[rt] % (WRLEN/16)
     s \leftarrow WRLEN/2
     for k in 0, 1
          t = s * k
          v \leftarrow (WR[wd]_{t+s-1..t} | | WR[ws]_{t+s-1..t})
          for i in 0 .. s/8-1
                j \leftarrow i + n
                \texttt{WR[wd]}_{\texttt{t+8i+7..t+8i}} \leftarrow \texttt{v}_{\texttt{8j+7..8j}}
           endfor
     endfor
SLD.W
     n \leftarrow GPR[rt] \& (WRLEN/32)
     s \leftarrow WRLEN/4
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

```
for k in 0, ..., 3
             t = s * k
              v \leftarrow (WR[wd]_{t+s-1..t} | | WR[ws]_{t+s-1..t})
              for i in 0 .. s/8-1
                      j \leftarrow i + n
                      \texttt{WR[wd]}_{\texttt{t+8i+7..t+8i}} \leftarrow \texttt{v}_{\texttt{8j+7..8j}}
               endfor
       endfor
SLD.D
      n \leftarrow GPR[rt] % (WRLEN/64)
       s \leftarrow WRLEN/8
       for k in 0, ..., 7
              t = s * k
              \label{eq:wr_wr_wr_wr} \begin{array}{c} v \ \leftarrow \ (\texttt{WR}\left[\texttt{wd}\right]_{\texttt{t+s-1..t}} \ \big| \ \big| \ \texttt{WR}\left[\texttt{ws}\right]_{\texttt{t+s-1..t}}) \\ \text{for i in } 0 \ \ldots \ \texttt{s/8-1} \end{array}
                     j \leftarrow i + n
                      \texttt{WR[wd]}_{\texttt{t+8i+7..t+8i}} \leftarrow \texttt{v}_{\texttt{8j+7..8j}}
               endfor
       endfor
```

Reserved Instruction Exception, MSA Disabled Exception.

SLD.df

31	26	25	22	21	16	15	11	10	6	5	0
MSA 01111	0		0000	df/n		WS		wd		ELM 011001	
6			4	6		5		5		6	
Format:	SLDI.	df									
	SLDI.	Вv	/d,ws[n]								MSA
	SLDI.	Ηv	/d,ws[n]								MSA
	SLDI.	W W	/d,ws[n]								MSA
	SLDI.	Dν	/d,ws[n]								MSA

Purpose: Immediate Columns Slide

Immediate number of columns to slide left source array.

Description: wd[i] ← slide(wd, ws, n)

Vector registers wd and ws contain 2-dimensional byte arrays (rectangles) stored row-wise, with as many rows as bytes in integer data format df.

The slide instructions manipulate the content of vector registers wd and ws as byte elements, with data format df indicating the 2-dimensional byte array layout.

The two source rectangles *wd* and *ws* are concatenated horizontally in the order they appear in the syntax, i.e. first *wd* and then *ws*. Place a new destination rectangle over *ws* and then slide it to the left over the concatenation of *wd* and *ws* by *n* columns. The result is written to vector *wd*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SLDI.B
     v \leftarrow WR[wd] || WR[ws]
     for i in 0 .. WRLEN/8-1
          j \leftarrow i + n
          WR[wd]<sub>8i+7..8i</sub> \leftarrow v<sub>8j+7..8j</sub>
     endfor
SLDI.H
     s \leftarrow WRLEN/2
     for k in 0, 1
          t = s * k
          v \leftarrow (WR[wd]_{t+s-1..t} | | WR[ws]_{t+s-1..t})
          for i in 0 .. s/8-1
               j \leftarrow i + n
               \texttt{WR[wd]}_{\texttt{t+8i+7..t+8i}} \leftarrow \texttt{v}_{\texttt{8j+7..8j}}
          endfor
     endfor
SLDI.W
     \texttt{s} \ \leftarrow \ \texttt{WRLEN}/4
     for k in 0, ..., 3
         t = s * k
          v \leftarrow (WR[wd]_{t+s-1..t} | | WR[ws]_{t+s-1..t})
          for i in 0 .. s/8-1
               j ← i + n
```

```
\begin{split} & \text{WR} \left[ \text{wd} \right]_{t+8i+7..t+8i} \leftarrow v_{8j+7..8j} \\ & \text{endfor} \\ & \text{endfor} \\ \end{split}
```

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	000	df	wt	ws	wd	3R 001101	
6		3	2	5	5	5	6	_
Format:	SLL.d	f						
	SLL.B	wd,ws,w	/t					MSA
	SLL.H	wd,ws,w	rt.					MSA
	SLL.W	wd,ws,w	rt.					MSA
	SLL.D	wd,ws,w	rt.					MSA

Purpose: Vector Shift Left

Vector bit count shift left.

Description: wd[i] ← ws[i] << wt[i]

The elements in vector *ws* are shifted left by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SLL.B
    for i in 0 .. WRLEN/8-1
         t ← WR[wt]<sub>8i+2..8i</sub>
         WR[wd]<sub>8i+7..8i</sub> \leftarrow WR[ws]<sub>8i+8-t-1..8i</sub> | | 0^t
     endfor
SLL.H
    for i in 0 .. WRLEN/16-1
         t ← WR[wt]<sub>16i+3..16i</sub>
         WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+16-t-1..16i} || 0^{t}
     endfor
SLL.W
     for i in 0 .. WRLEN/32-1
         t ← WR[wt]<sub>32i+4..32i</sub>
         WR[wd]<sub>32i+31..32i</sub> ← WR[ws]<sub>32i+32-t-1..32i</sub> || 0<sup>t</sup>
     endfor
SLL.D
     for i in 0 .. WRLEN/64-1
         t ← WR[wt]<sub>64i+5..64i</sub>
         WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+64-t-1..64i} || 0^t
    endfor
```

Exceptions:
31	26	25	23	22	16	15 11	10		6	5	0
MSA 011110)	000)	df/m		ws		wd		BIT 001001	
6		3		7		5	1	5		6	
Format:	SLLI. SLLI. SLLI. SLLI. SLLI.	df B wd, H wd, W wd, D wd,	ws, ws, ws, ws,	m m m							MSA MSA MSA MSA

Purpose: Immediate Shift Left

Immediate bit count shift left.

Description: wd[i] ← ws[i] << m

The elements in vector ws are shifted left by m bits. The result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SLLI.B
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/8-1
           WR[wd]<sub>8i+7..8i</sub> \leftarrow WR[ws]<sub>8i+8-t-1..8i</sub> | | 0^t
     endfor
SLLI.H
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/16-1
           WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+16-t-1..16i} || 0^{t}
     endfor
SLLI.W
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/32-1
           WR[wd]<sub>32i+31..32i</sub> ← WR[ws]<sub>32i+32-t-1..32i</sub> || 0<sup>t</sup>
      endfor
SLLI.D
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/64-1
           WR[wd]<sub>64i+63..64i</sub> ← WR[ws]<sub>64i+64-t-1..64i</sub> || 0<sup>t</sup>
     endfor
```

Exceptions:

31	26	25 2	3 22 21	20 16	15 11	10 6	5 0	
MSA 011110)	001	df	rt	ws	wd	3R 010100	
6		3	2	5	5	5	6	
Format:	SPLAT SPLAT SPLAT SPLAT SPLAT	'.df '.B wd,w '.H wd,w '.W wd,w '.D wd,w	vs [rt] vs [rt] vs [rt] vs [rt]					MSA MSA MSA MSA

Purpose: GPR Element Splat

GPR selected element replicated in all destination elements.

Description: wd[i] ← ws[rt]

Replicate vector ws element with index given by GPR rt to all elements in vector wd.

GPR rt value is interpreted modulo the number of data format df elements in the destination vector.

The operands and results are values in data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SPLAT.B
   n \leftarrow GPR[rt] % (WRLEN/8)
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8n+7..8n}
    endfor
SPLAT.H
    n \leftarrow GPR[rt] % (WRLEN/16)
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16n+15..16n}
    endfor
SPLAT.W
   n \leftarrow GPR[rt] % (WRLEN/32)
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32n+31..32n}
    endfor
SPLAT.D
    n \leftarrow GPR[rt] % (WRLEN/64)
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64n+63..64n}
    endfor
```

Exceptions:

31	26	25	22	21	16	15	11	10	6	5	0
MSA 011110		0	0001	df/n		ws		wd		ELM 011001	
6			4	6		5		5		6	
Format: s s s s s	PLAT PLAT PLAT PLAT PLAT	'I.df 'I.B v 'I.H v 'I.W v 'I.D v	wd,ws[r wd,ws[r wd,ws[r wd,ws[r	1] 1] 1]							MSA MSA MSA MSA

Purpose: Immediate Element Splat

Immediate selected element replicated in all destination elements.

Description: wd[i] ← ws[n]

Replicate element *n* in vector *ws* to all elements in vector *wd*.

The operands and results are values in data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SPLATI.B
    for i in 0 .. WRLEN/8-1
        \texttt{WR[wd]}_{\texttt{8i+7..8i}} \leftarrow \texttt{WR[ws]}_{\texttt{8n+7..8n}}
    endfor
SPLATI.H
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16n+15..16n}
    endfor
SPLATI.W
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32n+31..32n}
    endfor
SPLATI.D
    for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64n+63..64n}
    endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110		001	df	wt	ws	wd	3R 001101	
6		3	2	5	5	5	6	_
Format:	SRA.d	f						
	SRA.B	wd,ws,w	/t					MSA
	SRA.H	wd,ws,w	rt.					MSA
	SRA.W	wd,ws,w	rt.					MSA
	SRA.D	wd,ws,w	rt					MSA

Purpose: Vector Shift Right Arithmetic

Vector bit count shift right arithmetic.

Description: wd[i] ← ws[i] >> wt[i]

The elements in vector *ws* are shifted right arithmetic by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRA.B
    for i in 0 .. WRLEN/8-1
        t ← WR[wt]<sub>8i+2..8i</sub>
         WR[wd]_{8i+7..8i} \leftarrow (WR[ws]_{8i+7})^{t} || WR[ws]_{8i+7..8i+t}
    endfor
SRA.H
    for i in 0 .. WRLEN/16-1
         t ← WR[wt]<sub>16i+3..16i</sub>
         WR[wd]_{16i+15..16i} \leftarrow (WR[ws]_{16i+15})^{t} || WR[ws]_{16i+15..16i+t}
    endfor
SRA.W
    for i in 0 .. WRLEN/32-1
         t ← WR[wt]<sub>32i+4..32i</sub>
         WR[wd]_{32i+31..32i} \leftarrow (WR[ws]_{32i+31})^t || WR[ws]_{32i+31..32i+t}
    endfor
SRA.D
    for i in 0 .. WRLEN/64-1
         t ← WR[wt]<sub>64i+5..64i</sub>
         WR[wd]_{64i+63..64i} \leftarrow (WR[ws]_{64i+63})^t || WR[ws]_{64i+63..64i+t}
    endfor
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26 25 23	22	16 15	11 10	6	5	0
MSA 011110	001	df/m	ws	wo	1	BIT 001001	
6	3	7	5	5		6	
Format: SR SR SR SR SR	AI.df AI.B wd,ws, AI.H wd,ws, AI.W wd,ws, AI.D wd,ws,	. m . m . m					MSA MSA MSA MSA

Purpose: Immediate Shift Right Arithmetic

Immediate bit count shift right arithmetic.

Description: wd[i] ← ws[i] >> m

The elements in vector ws are shifted right arithmetic by m bits. The result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRAI.B
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/8-1
          WR[wd]_{8i+7..8i} \leftarrow (WR[ws]_{8i+7})^{t} || WR[ws]_{8i+7..8i+t}
     endfor
SRAI.H
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/16-1
          WR[wd]_{16i+15..16i} \leftarrow (WR[ws]_{16i+15})^{t} || WR[ws]_{16i+15..16i+t}
     endfor
SRAI.W
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/32-1
          WR[wd]_{32i+31..32i} \leftarrow (WR[ws]_{32i+31})^{t} || WR[ws]_{32i+31..32i+t}
     endfor
SRAI.D
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/64-1
          WR[wd]_{64i+63..64i} \leftarrow (WR[ws]_{64i+63})^{t} || WR[ws]_{64i+63..64i+t}
     endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 01111	0	001	df	wt	ws	wd	3R 010101	
6		3	2	5	5	5	6	
Format:	SRAR.	df						
	SRAR.	B wd,ws	,wt					MSA
	SRAR.	H wd,ws	,wt					MSA
	SRAR.	W wd,ws	,wt					MSA
	SRAR.	D wd,ws	,wt					MSA

Purpose: Vector Shift Right Arithmetic Rounded

Vector bit count shift right arithmetic with rounding

Description: wd[i] ← ws[i] >>(rounded) wt[i]

The elements in vector *ws* are shifted right arithmetic by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRAR.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow srar(WR[ws]_{8i+7..8i}, WR[wt]_{8i+2..8i}, 8)
    endfor
SRAR.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow srar(WR[ws]_{16i+15..16i}, WR[wt]_{16i+3..16i}, 16)
    endfor
SRAR W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow srar(WR[ws]_{32i+31..32i}, WR[wt]_{32i+4..32i}, 32)
    endfor
SRAR.D
    for i in 0 .. WRLEN/64-1
        WR[wd]<sub>64i+63..64i</sub> ← srar(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+5..64i</sub>, 64)
    endfor
function srar(ts, n, b)
    if n = 0 then
        return ts
    else
        return ((ts_{b-1})^n || ts_{b-1..n}) + ts_{n-1}
    endif
endfunction srar
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

31	26	25	23	22		16	15 11	1	0 6	5	0	
MSA 01111	0	(010		df/m		WS		wd		BIT 001010	
6			3		7		5		5		6	
Format:	SRARI	.df										
	SRARI	.B	wd,ws	3, m								MSA
	SRARI	.н	wd,ws	s,m								MSA
	SRARI	.W	wd,ws	3,m								MSA
	SRARI	.D	wd,ws	s,m								MSA

Purpose: Immediate Shift Right Arithmetic Rounded

Immediate bit count shift right arithmetic with rounding

Description:wd[i] ← ws[i] >>(rounded) m

The elements in vector ws are shifted right arithmetic by m bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRARI.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow srar(WR[ws]_{8i+7..8i}, m, 8)
    endfor
SRARI.H
    for i in 0 .. WRLEN/16-1
        WR[wd]<sub>16i+15..16i</sub> ← srar(WR[ws]<sub>16i+15..16i</sub>, m, 16)
    endfor
SRARI.W
    for i in 0 .. WRLEN/32-1
        WR[wd]<sub>32i+31..32i</sub> ← srar(WR[ws]<sub>32i+31..32i</sub>, m, 32)
    endfor
SRARI.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow srar(WR[ws]_{64i+63..64i}, m, 64)
    endfor
function srar(ts, n, b)
    if n = 0 then
        return ts
    else
        return ((ts_{b-1})^n || ts_{b-1..n}) + ts_{n-1}
    endif
endfunction srar
```

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	010	df	wt	ws	wd	3R 001101	
6		3	2	5	5	5	6	_
Format:	SRL.d	f						
	SRL.B	wd,ws,w	wt					MSA
	SRL.H	wd,ws,w	vt					MSA
	SRL.W	wd,ws,v	vt					MSA
	SRL.D	wd,ws,v	vt					MSA
	SRL.D	wd,ws,v	wt					MSA

Purpose: Vector Shift Right Logical

Vector bit count shift right logical.

Description: wd[i] ← ws[i] >> wt[i]

The elements in vector *ws* are shifted right logical by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRL.B
       for i in 0 .. WRLEN/8-1
               \begin{array}{l} t \leftarrow \mathrm{WR}\left[\mathrm{wt}\right]_{8i+2..8i} \\ \mathrm{WR}\left[\mathrm{wd}\right]_{8i+7..8i} \leftarrow \mathrm{O}^{t} \mid \mid \mathrm{WR}\left[\mathrm{ws}\right]_{8i+7..8i+t} \end{array}
        endfor
SRL.H
        for i in 0 .. WRLEN/16-1
               \begin{array}{l} t \leftarrow \mathrm{WR}\left[\mathrm{wt}\right]_{16i+3..16i} \\ \mathrm{WR}\left[\mathrm{wd}\right]_{16i+15..16i} \leftarrow \mathrm{O}^{t} \hspace{0.1 in} \left| \hspace{0.1 in} \mathrm{WR}\left[\mathrm{ws}\right]_{16i+15..16i+t} \end{array} \right.
        endfor
SRL.W
        for i in 0 .. WRLEN/32-1
               t ← WR[wt]<sub>32i+4..32i</sub>
                WR[wd]_{32i+31...32i} \leftarrow O^{t} || WR[ws]_{32i+31...32i+t}
        endfor
SRL.D
        for i in 0 .. WRLEN/64-1
                t ← WR[wt]<sub>64i+5..64i</sub>
                WR[wd]<sub>64i+63..64i</sub> ← (WR[ws]<sub>64i+63</sub>)<sup>t</sup> || WR[ws]<sub>64i+63..64i+t</sub>
        endfor
```

Exceptions:

31	26	25	23	3 22		16	15	11	10	6	5	0
MSA 011110	0		010		df/m		ws		wd		BIT 001001	
6			3		7		5		5		6	
Format:	SRLI.	df										
	SRLI.	Вw	/d,ws	, m								MSA
	SRLI.	Ηw	/d,ws	, m								MSA
	SRLI.	W w	/d,ws	, m								MSA
	SRLI.	Dwi	/d,ws	, m								MSA

Purpose: Immediate Shift Right Logical

Immediate bit count shift right logical.

Description: wd[i] ← ws[i] >> m

The elements in vector ws are shifted right logical by m bits. The result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRLI.B
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/8-1
           WR[wd]<sub>8i+7..8i</sub> \leftarrow 0<sup>t</sup> || WR[ws]<sub>8i+7..8i+t</sub>
     endfor
SRLI.H
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/16-1
           WR[wd]_{16i+15..16i} \leftarrow 0^{t} || WR[ws]_{16i+15..16i+t}
     endfor
SRLI.W
     \texttt{t} \leftarrow \texttt{m}
     for i in 0 .. WRLEN/32-1
           WR[wd]<sub>32i+31..32i</sub> ← 0<sup>t</sup> || WR[ws]<sub>32i+31..32i+t</sub>
     endfor
SRLI.D
     t \leftarrow m
     for i in 0 .. WRLEN/64-1
           WR[wd]<sub>64i+63..64i</sub> \leftarrow 0<sup>t</sup> || WR[ws]<sub>64i+63..64i+t</sub>
     endfor
```

Exceptions:

31	26	25 23	3 22 21	20 16	15 11	10 6	5 0	
MSA 01111	0	010	df	wt	ws	wd	3R 010101	
6		3	2	5	5	5	6	
Format:	SRLR.	df						
	SRLR.	B wd,ws	,wt					MSA
	SRLR.	H wd,ws	,wt					MSA
	SRLR.	W wd,ws	,wt					MSA
	SRLR.	D wd,ws	,wt					MSA

Purpose: Vector Shift Right Logical Rounded

Vector bit count shift right logical with rounding

```
Description: wd[i] ← ws[i] >>(rounded) wt[i]
```

The elements in vector *ws* are shifted right logical by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRLR.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow srlr(WR[ws]_{8i+7..8i}, WR[wt]_{8i+2..8i}, 8)
    endfor
SRLR.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow srlr(WR[ws]_{16i+15..16i}, WR[wt]_{16i+3..16i}, 16)
    endfor
SRLR.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow srlr(WR[ws]_{32i+31..32i}, WR[wt]_{32i+4..32i}, 32)
    endfor
SRLR.D
    for i in 0 .. WRLEN/64-1
        WR[wd]<sub>64i+63..64i</sub> ← srlr(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+5..64i</sub>, 64)
    endfor
function srlr(ts, n, b)
    if n = 0 then
        return ts
    else
        return (0<sup>n</sup> || ts<sub>b-1..n</sub>) + ts<sub>n-1</sub>
    endif
endfunction srlr
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

31	26	25		23	22	16	15	11	10	6	5	0
MSA 01111	0		011		df/m		ws		wd		BIT 001010	
6			3		7		5		5		6	
Format:	SRLRI	.df										
	SRLRI	.B	wd,	ws	, m							MSA
	SRLRI	.н	wd,	ws	, m							MSA
	SRLRI	.W	wd,	ws	, m							MSA
	SRLRI	.D	wd,	ws	, m							MSA

Purpose: Immediate Shift Right Logical Rounded

Immediate bit count shift right logical with rounding

Description: wd[i] ← ws[i] >>(rounded) m

The elements in vector *ws* are shifted right logical by *m* bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRLRI.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow srlr(WR[ws]_{8i+7..8i}, m, 8)
    endfor
SRLRI.H
    for i in 0 .. WRLEN/16-1
        WR[wd]<sub>16i+15..16i</sub> ← srlr(WR[ws]<sub>16i+15..16i</sub>, m, 16)
    endfor
SRLRI.W
    for i in 0 .. WRLEN/32-1
        WR[wd]<sub>32i+31..32i</sub> ← srlr(WR[ws]<sub>32i+31..32i</sub>, m, 32)
    endfor
SRLRI.D
    for i in 0 .. WRLEN/64-1
        WR[wd]<sub>64i+63..64i</sub> ← srlr(WR[ws]<sub>64i+63..64i</sub>, m, 64)
    endfor
function srlr(ts, n, b)
    if n = 0 then
        return ts
    else
        return (0^n || ts_{b-1..n}) + ts_{n-1}
    endif
endfunction srlr
```

31	26	25	16	15 11	10 6	55	2	1	0
MSA 01111	0	s10		rs	wd		MI10 1001	df	
6		10		5	5		4	2	
Format:	ST.df								
	ST.B	wd,s10(rs)							MSA
	ST.H	wd,s10(rs)							MSA
	ST.W	wd,s10(rs)							MSA
	ST.D	wd,s10(rs)							MSA

Purpose: Vector Store

Vector store element-by-element to base register plus offset memory address.

Description: memory[rs + s10 + i * sizeof(wd[i])] \leftarrow wd[i]

The WRLEN / 8 bytes in vector wd are stored as elements of data format df at the effective memory location addressed by the base rs and the 10-bit signed immediate offset s10.

The *s10* offset in data format *df* units is added to the base *rs* to form the effective memory location address. *rs* and the effective memory location address have no alignment restrictions.

If the effective memory location address is element aligned, the vector store instruction is atomic at the element level with no guaranteed ordering among elements, i.e. each element store is an atomic operation issued in no particular order with respect to the element's vector position.

By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format *df*. The assembler determines the *s10* bitfield value dividing the byte offset by the size of the data format *df*.

Restrictions:

Address-dependent exceptions are possible.

Operation:

```
ST.B
   a \leftarrow rs + s10
   StoreByteVector(WR[wd]<sub>WRLEN-1</sub>, a, WRLEN/8)
ST.H
    a \leftarrow rs + s10 * 2
   StoreHalfwordVector(WR[wd]<sub>WRLEN-1</sub> 0, a, WRLEN/16)
ST.W
   a \leftarrow rs + s10 * 4
   StoreWordVector(WR[wd]<sub>WRLEN-1..0</sub>, a, WRLEN/32)
ST.D
    a \leftarrow rs + s10 * 8
   StoreDoublewordVector(WR[wd]<sub>WRLEN-1</sub> 0, a, WRLEN/64)
function StoreByteVector(tt, a, n)
    /* Implementation defined store n byte vector tt to virtual
           address a. */
endfunction StoreByteVector
function StoreHalfwordVector(tt, a, n)
    /* Implementation defined store n halfword vector tt to virtual
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

```
address a. */
endfunction StoreHalfwordVector
function StoreWordVector(tt, a, n)
    /* Implementation defined store n word vector tt to virtual
        address a. */
endfunction StoreWordVector(tt, a, n)
    /* Implementation defined store n doubleword vector tt to virtual
        address a. */
endfunction StoreDoublewordVector
```

Reserved Instruction Exception, MSA Disabled Exception. Data access TLB and Address Error Exceptions.

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	000	df	wt	ws	wd	3R 010001	
6		3	2	5	5	5	6	
Format:	SUBS_ SUBS_ SUBS_ SUBS_ SUBS_	S.df S.B wd,v S.H wd,v S.W wd,v S.D wd,v	vs,wt vs,wt vs,wt vs,wt					MSA MSA MSA MSA

Purpose: Vector Signed Saturated Subtract of Signed Values

Vector subtraction from vector saturating the result as signed value.

Description: wd[i] ← saturate signed(signed(ws[i]) - signed(wt[i]))

The elements in vector *wt* are subtracted from the elements in vector *ws*. Signed arithmetic is performed and overflows clamp to the largest and/or smallest representable signed values before writing the result to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SUBS S.B
    for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow subs_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
SUBS S.H
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow subs_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
SUBS S.W
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow subs_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
SUBS S.D
    for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow subs_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function sat s(tt, n, b)
    if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then return 0^{n-b+1} \parallel 1^{b-1}
    endif
    if tt_{n-1} = 1 and tt_{n-1..b-1} \neq 1^{n-b+1} then return 1^{n-b+1} \mid \mid 0^{b-1}
    else
         return tt
    endif
endfunction sat s
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

```
\begin{array}{l} \text{function subs\_s(ts, tt, n)} \\ \quad t \leftarrow (ts_{n-1} \mid \mid ts) \ \text{-} \ (tt_{n-1} \mid \mid tt) \\ \quad \text{return sat\_s(t, n+1, n)} \\ \text{endfunction subs\_s} \end{array}
```

Reserved Instruction Exception, MSA Disabled Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	001	df	wt	ws	wd	3R 010001	
6		3	2	5	5	5	6	J
Format:	SUBS_ SUBS_ SUBS_ SUBS_ SUBS_	U.df U.B wd, U.H wd, U.W wd, U.D wd,	ws,wt ws,wt ws,wt ws,wt					MSA MSA MSA MSA

Purpose: Vector Unsigned Saturated Subtract of Unsigned Values

Vector subtraction from vector saturating the result as unsigned value.

```
Description: wd[i] ← saturate_unsigned(unsigned(ws[i]) - unsigned(wt[i]))
```

The elements in vector *wt* are subtracted from the elements in vector *ws*. Unsigned arithmetic is performed and underflows clamp to 0 before writing the result to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SUBS U.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow subs_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
SUBS U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow subs_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
SUBS U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow subs_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
SUBS U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow subs_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function sat u(tt, n, b)
    if tt_{n-1..b} \neq 0^{n-b} then
        return 0^{n-b} \parallel 1^{b}
    else
        return tt
    endif
endfunction sat u
function subs u(ts, tt, n)
    t \leftarrow (0 \mid \mid ts) - (0 \mid \mid tt)
```

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

```
if t<sub>n</sub> = 0
    return sat_u(t, n+1, n)
else
    return 0
endfunction subs_u
```

Reserved Instruction Exception, MSA Disabled Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26	25	23	22	21	20 1	16	15 11	 10	6	5	0
MSA 011110)	010		d	f	wt		WS	wd		3R 010001	
6		3		2	2	5		5	5		6	
Format:	SUBSU SUBSU SUBSU SUBSU SUBSU	S_U.di S_U.B S_U.H S_U.W S_U.D	wd wd wd wd	, ws , ws , ws , ws	s , wi s , wi s , wi s , wi							MSA MSA MSA MSA

Purpose: Vector Unsigned Saturated Subtract of Signed from Unsigned

Vector subtraction of signed values from unsigned values saturating the results as unsigned values.

Description: wd[i] \leftarrow saturate_unsigned(unsigned(ws[i]) - signed(wt[i]))

The signed elements in vector *wt* are subtracted from the unsigned elements in vector *ws*. The signed result is unsigned saturated and written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SUBSUS U.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow subsus_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
SUBSUS U.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow subsus_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
SUBSUS U.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow subsus_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
SUBSUS U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow subsus_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function sat u(tt, n, b)
    if tt_{n-1..b} \neq 0^{n-b} then
        return 0^{n-b} \parallel 1^{b}
    else
        return tt
    endif
endfunction sat u
function subsus u(ts, tt, n)
    t \leftarrow (0 \mid \mid ts) - (tt_{n-1} \mid \mid tt)
```

```
if t<sub>n</sub> = 0
    return sat_u(t, n+1, n)
else
    return 0
endfunction subsus_u
```

31	26	25 23	22 21	20 16	15 11	10 6	5 0	
MSA 011110)	011	df	wt	WS	wd	3R 010001	
6		3	2	5	5	5	6	
Format:	SUBSU SUBSU SUBSU SUBSU SUBSU	TU_S.df TU_S.B wd TU_S.H wd TU_S.W wd TU_S.D wd	l,ws,w l,ws,w l,ws,w l,ws,w	t t t				MSA MSA MSA MSA

Purpose: Vector Signed Saturated Subtract of Unsigned Values

Vector subtraction from vector of unsigned values saturating the results as signed values.

Description: wd[i] ← saturate signed(unsigned(ws[i]) - unsigned(wt[i]))

The unsigned elements in vector *wt* are subtracted from the unsigned elements in vector *ws*. The signed result is signed saturated and written to vector *wd*.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SUBSUU S.B
    for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow subsuu_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
SUBSUU S.H
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow subsuu_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
    endfor
SUBSUU S.W
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow subsuu_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
SUBSUU S.D
    for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow subsuu_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function sat s(tt, n, b)
    if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then return 0^{n-b+1} \parallel 1^{b-1}
    endif
    if tt_{n-1} = 1 and tt_{n-1..b-1} \neq 1^{n-b+1} then return 1^{n-b+1} \mid \mid 0^{b-1}
    else
         return tt
    endif
endfunction sat s
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

function subsuu_s(ts, tt, n) t \leftarrow (0 || ts) - (0 || tt) return sat_s(t, n+1, n) endfunction subsuu_s

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

31	26	25 23	22 21	20 16	15 11	10 6	5 0
MSA 011110)	001	df	wt	ws	wd	3R 001110
6		3	2	5	5	5	6
Format:	SUBV. SUBV. SUBV. SUBV. SUBV.	df B wd,ws H wd,ws W wd,ws D wd,ws	wt wt wt				MS. MS. MS.

Purpose: Vector Subtract

Vector subtraction from vector.

Description: wd[i] ← ws[i] - wt[i]

The elements in vector wt are subtracted from the elements in vector ws. The result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SUBV.B
    for i in 0 .. WRLEN/8-1
         WR[wd]<sub>8i+7..8i</sub> ← WR[ws]<sub>8i+7..8i</sub> - WR[wt]<sub>8i+7..8i</sub>
    endfor
SUBV.H
    for i in 0 .. WRLEN/16-1
         WR[wd]<sub>16i+15..16i</sub> ← WR[ws]<sub>16i+15..16i</sub> - WR[wt]<sub>16i+15..16i</sub>
    endfor
SUBV.W
    for i in 0 .. WRLEN/32-1
         WR[wd]<sub>32i+31..32i</sub> ← WR[ws]<sub>32i+31..32i</sub> - WR[wt]<sub>32i+31..32i</sub>
     endfor
SUBV.D
    for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> \leftarrow WR[ws]<sub>64i+63..64i</sub> - WR[wt]<sub>64i+63..64i</sub>
    endfor
```

Exceptions:

31	26	25 23	3 22 21	20 16	15 11	10 6	5 0	
MSA 011110)	001	df	u5	ws	wd	I5 000110	
6		3	2	5	5	5	6	
Format:	SUBVI SUBVI SUBVI SUBVI SUBVI	df B wd,w H wd,w W wd,w D wd,w	s,u5 s,u5 s,u5 s,u5					MSA MSA MSA MSA

Purpose: Immediate Subtract

Immediate subtraction from vector.

Description: wd[i] ← ws[i] - u5

The 5-bit immediate unsigned value u5 is subtracted from the elements in vector ws. The result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SUBVI.B
    t \leftarrow 0^3 || u_{5_{4..0}}
    for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} - t
    endfor
SUBVI.H
    t \leftarrow 0^{11} \mid\mid u5_{4..0}
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} - t
    endfor
SUBVI.W
    t \leftarrow 0^{27} || u_{5_{4..0}}
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} - t
    endfor
SUBVI.D
    t \leftarrow 0^{59} || u_{54..0}
    for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> ← WR[ws]<sub>64i+63..64i</sub> - t
    endfor
```

Exceptions:

31	26	25 23	22 21	20 16	15 11	10 6	5 0)
MSA 01111	0	000	df	wt	ws	wd	3R 010101	
6		3	2	5	5	5	6	
Format:	VSHF. VSHF. VSHF. VSHF. VSHF.	df B wd,ws H wd,ws W wd,ws D wd,ws	, wt , wt , wt , wt					MSA MSA MSA MSA

Purpose: Vector Data Preserving Shuffle

Vector elements selective copy based on the control vector preserving the input data vectors.

```
Description: wd ← vector_shuffle(control(wd), ws, wt)
```

The vector shuffle instructions selectively copy data elements from the concatenation of vectors *ws* and *wt* into vector *wd* based on the corresponding control element in *wd*.

The least significant 6 bits in *wd* control elements modulo the number of elements in the concatenated vectors *ws*, *wt* specify the index of the source element. If bit 6 or bit 7 is 1, there will be no copy, but rather the destination element is set to 0.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
VSHF.B
    v \leftarrow WR[ws] || WR[wt]
    for i in 0 .. WRLEN/8-1
         k \leftarrow WR[wd]_{8i+5..8i} \mod (WRLEN/4)
         if WR[wd]_{8i+7..8i+6} \neq 0 then
              WR[wd]_{8i+7..8i} \leftarrow 0
          else
              WR[wd]<sub>8i+7..8i</sub> \leftarrow v<sub>8k+7..8k</sub>
         endif
     endfor
VSHF.H
    v \leftarrow WR[ws] || WR[wt]
     for i in 0 .. WRLEN/16-1
         k \leftarrow WR[wd]_{16i+5..16i} \mod (WRLEN/8)
         if WR[wd]_{16i+7..16i+6} \neq 0 then
              WR[wd]<sub>16i+15..16i</sub> ← 0
         else
              \texttt{WR[wd]}_{\texttt{16i+15..16i}} \leftarrow \texttt{v}_{\texttt{16k+15..16k}}
          endif
    endfor
VSHF.W
    v \leftarrow WR[ws] || WR[wt]
    for i in 0 .. WRLEN/32-1
         k \leftarrow WR[wd]_{32i+5..32i} \mod (WRLEN/16)
```

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

```
if WR[wd]<sub>32i+7..32i+6</sub> \neq 0 then
                 WR[wd]_{32i+31..32i} \leftarrow 0
           else
                 \texttt{WR[wd]}_{\texttt{32i+31..32i}} \leftarrow \texttt{v}_{\texttt{32k+31..32k}}
           endif
     endfor
VSHF.D
     v \leftarrow WR[ws] || WR[wt]
     for i in 0 .. WRLEN/64-1
           k \leftarrow WR[wd]_{64i+5..64i} \mod (WRLEN/32)
           if WR[wd]<sub>64i+7..64i+6</sub> \neq 0 then
                 WR[wd]_{64i+63..64i} \leftarrow 0
           else
                 \texttt{WR[wd]}_{64\texttt{i}+63\ldots64\texttt{i}} \leftarrow \texttt{v}_{64\texttt{k}+63\ldots64\texttt{k}}
            endif
      endfor
```

31	26	25 2	1 20 16	15 11	10 6	5 0	
MS 0111	A 10	00011	wt	ws	wd	VEC 011110	
6		5	5	5	5	6	
Format	: XOR.V	7					
	XOR.V	′wd,ws,wt					MSA

Purpose: Vector Logical Exclusive Or

Vector by vector logical exclusive or.

Description: wd \leftarrow ws XOR wt

Each bit of vector *ws* is combined with the corresponding bit of vector *wt* in a bitwise logical XOR operation. The result is written to vector *wd*.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

WR[wd] <- WR[ws] xor WR[wt]

Exceptions:

31	26	25 24	23	16	15 11	10 6	5	0
MSA 011110	0	11	i8		WS	wd	I8 000000	
6		2	8		5	5	6	
Format:	XORI.	в						MCA
	XORI.	в wa,	WS,18					MSA

Purpose: Immediate Logical Exclusive Or

Immediate by vector logical exclusive or.

Description: wd[i] ← ws[i] XOR i8

Each byte element of vector ws is combined with the 8-bit immediate i8 in a bitwise logical XOR operation. The result is written to vector wd.

The operands and results are values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
for i in 0 .. WRLEN/8-1
WR[wd]<sub>8i+7..8i</sub> \leftarrow WR[ws]<sub>8i+7</sub>..8i xor i8<sub>7..0</sub>
endfor
```

Exceptions:

Vector Registers Partitioning

MSA allows for multi-threaded implementations with fewer than 32 physical vector registers per hardware thread context. The thread contexts have access to as many vector registers as needed. When the hardware runs out of physical registers, the OS re-schedules the running threads or processes to accommodate for the pending requests.

The OS is responsible for saving and restoring the vector registers on software context switching. The actual mapping of the physical registers to the thread contexts is managed by the hardware itself and it is totally invisible to the software.

An overview of the this process is presented in the following sections. The hardware/software interface used for vector register allocation and software context switching relies on the MSA control registers and the MSA Access Disabled Exception, all described in Section 3.4 "MSA Control Registers" and Section 3.5 "Exceptions".

A.1 Vector Registers Mapping

Let's assume an implementation with 4 hardware thread contexts $tc_0, ..., tc_3$, and 64 physical vector registers $pv_0, ..., pv_{63}$. Each hardware thread context has its own set of MSA control registers.

The hardware maintains a look-up table with the mapping of the 64 physical registers to any of the architecturally defined 32 vector registers W0, ..., W31 usable from within the 4 hardware thread contexts. Hypothetically, the look-up table could be as shown in Table A.1.

Physical Register	Hardware Thread Context	Architecture Register
pv ₀	tc ₃	W5
pv_1	tc ₃	W0
pv ₂	none	N/A
pv_4	tc ₀	W2
•••		
pv ₆₃	none	N/A

Table A.1 Physical-to-Thread Context Vector Register Mapping (Hardware Internal)

The OS grants a vector register to a hardware thread context by writing the register index to MSAMap. The successful mapping is confirmed in MSAAccess. For example, on writing 1 to MSAMap, the hardware finds a free physical

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

register, maps it to W1 for tc₀, and updates its internal look-up table (see Table A.2). Now that the context tc₀ already using W2 is being granted access to vector register is W1, the tc₀ MSAAccess control register changes from 0x00000004 (only MSAAccess_{W2} bit set) to 0x00000006 (now MSAAccess_{W2} and MSAAccess_{W1} bits are set).

If the hardware runs out of physical vector registers to map, the MSAAccess does not change. To confirm the availability, the OS should read back and check MSAAccess.

Physical Register	Hardware Thread Context	Architecture Register
pv ₀	tc ₃	W5
pv_1	tc ₃	W0
pv ₂	tc ₀	$W1^1$
pv ₄	tc ₀	W2
pv ₆₃	none	N/A

Table A.2 Updated Physical-to-Thread Context Vector Register Mapping (Hardware Internal)

1. Updated entry.

A.2 Saving/Restoring Vector Registers on Context Switch

Using the above hardware implementation, i.e. 4 thread contexts $tc_0, ..., tc_3$, and 64 physical vector registers $pv_0, ..., pv_{63}$, the OS manages the context switching for a set of software threads, $s_0, ..., s_{10}, s_{11}, s_{12}, ...$ Two look-up tables are used for this purpose: one with the status of the software context mapping and previously saved vector registers (Table A.3) and the second with the vector register usage for each software thread (Table A.4).

Table A.3 and Table A.4 show software thread s_{10} on thread context tc_0 using vector register W2. The other running thread is s_{11} on tc_3 using W0 and W5. The hardware view of this configuration has been presented above in Table A.1. In Table A.3, thread s_{12} is waiting to be scheduled and has vector register W1 saved from a previous run.

Software Thread	Hardware Thread Context	Status	Saved Registers (Hex Mask)	Saved Registers (Register List)
s ₁₀	tc ₀	running on	0x00000000	none
s ₁₁	tc ₃	running on	0x00000000	none
s ₁₂	N/A	waiting	0x00000002	W1

Table A.3 Context Ma	oping Table	(OS Internal)
----------------------	-------------	---------------

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.

Software Thread	Hardware Thread Context	<i>MSAAccess</i> (Hex Mask)	<i>MSAAccess</i> (Register List)
s ₁₀	tc ₀	0x00000004	W2
s ₁₁	tc ₃	0x00000021	W0, W5

Table A.4 Register Usage Table (OS Internal)

Let's suppose there is context switch between s_{10} and s_{12} on tc_0 . What the OS does is to start running s_{12} on tc_0 without changing the current tc_0 MSAAccess, but setting in MSASave all the bits set in either MSAAccess or in the s_{12} saved registers mask. Therefore MSASave has two bits set: MSASave_{W2} and MSASave_{W1}, which allows for saving W2 register used by s_{10} and restoring W1 register already saved for s_{12} when this register is requested.

If the first MSA instruction s_{12}/tc_0 runs writes vector register W2 and reads vector register W1, the hardware sets $MSARequest_{W1}$, $MSARequest_{W2}$ and signals the MSA Access Disabled Exception. The exception is signaled because W2 needs to be saved, i.e. $MSASave_{W2}$ is set, and W1 is not available i.e. $MSAAccess_{W1}$ is clear. Then, the OS will take the following actions:

- Save W2 because MSASave_{W2} is set. From the register usage Table A.4 it is known that tc₀/W2 belongs to s₁₀.
 Saving W2 requires a vector store followed by setting bit 2 in Saved Registers Mask of s₁₀, and clearing the MSASave_{W2}.
- Request a new physical vector register for W1 by writing 1 to MSAMap.
- Restore the previous W1 used by s_{12} according to the Saved Registers Mask in Table A.3. Restoring W1 requires a vector load followed by clearing $MSASave_{W1}$. Because W1 has been written, the hardware will set $MSAModify_{W1}$.
- Clear $MSAModify_{W1}$ because the restored W1 is not changed with respect of the saved value. In this context, the s_{12} Saved Registers Mask bit W1 is still relevant and should be preserved as set.

Table A.5 and Table A.6 show the software context mapping / saved registers and the vector register usage look-up tables after these updates.

Software Thread	Hardware Thread Context	Status	Saved Registers (Hex Mask)	Saved Registers (Register List)
s ₁₀	N/A	waiting	0x00000004	W2 ¹
s ₁₁	tc ₃	running on	0x00000000	none
s ₁₂	tc ₀	running on	0x00000002	W1

Table A.5 Update	d Context Mapping	Table (OS Inter	rnal)
------------------	-------------------	-----------------	-------

1. Updated entry.

Software Thread	Hardware Thread Context	<i>MSAAccess</i> (Hex Mask)	MSAAccess (Register List)
s ₁₁	tc ₃	0x00000021	W0, W5
s ₁₂	tc ₀	0x00000006	W1, W2 ¹

Table A.6 Updated Register Usage Table (OS Internal)

1. Updated entry, s_{10} changed to s_{12} .

A.3 Re-allocating Physical Vector Registers

A physical register is mapped to a thread context/architecture register by writing the architecture register index to *MSAMap*. It is not relevant if the software knows what the particular mapping is — it can always access the same register from the same hardware thread context.

Physical vector registers re-allocation from one software thread to another on the same thread context (intra re-allocation) is done by setting the corresponding bits in the *MSASave* control register. If the new software thread starts with *MSASave* being identical to *MSAAccess*, it is guaranteed all vector registers used by the new software thread are properly saved/restored. An example of this procedure is presented above in Section A.2 "Saving/Restoring Vector Registers on Context Switch".

Inter-thread contexts physical vector registers re-allocation (between different hardware thread contexts), mandates the owner thread context to save all the registers intended for re-allocation and unmap them by writing the corresponding indexes to *MSAUnmap*. To exemplify, let's start from the configuration shown in Table A.5 / Table A.6 (OS view) and Table A.2 (hardware view). If the software decides to free up vector register W0 on tc₃ when re-scheduling s_{11} , then it saves W0, marks W0 as saved for s_{11} , and writes 0 to *MSAUnmap*. Then, the hardware will mark pv_1 , i.e. the hypothetical mapping in Table A.2 used for W0/tc₃, as free. In a different thread context, let's say tc₁, the software could now map a new vector register, e.g. W9, and if the hardware decides pv_1 is the next free register, pv_1 will be used by tc₁ for W9.

A.4 Heuristic for Vector Register Allocation

The performance of a multithreaded MSA implementation with less than 32 vector registers per thread context depends the actual register usage at run-time and the OS scheduling strategy.

In a typical application, one software thread might use lots of vector registers for longer time, while the other threads sporadically use very few. The OS could schedule the most demanding software thread on the same thread context, while time-sharing another context for the software threads with a lighter usage pattern.

Revision History

Revision	Date	Description
1.00	December 12, 2012	• MIPS Architecture Release 5.
1.01	February 8, 2013	 Signaling NaN definition, non-trapping exception pseudocode clarification. LDX/STX pseudocode typo fix. FLOG2 description clarification. Typo fix for 64-bit GPR-based instructions. Reserved df/n values for elements outside the 128-bit wide vector registers. Specified WRLEN constant to be 128. 3RF opcode table H/W vs. W/D typo fixed. Specified NaN propagation rule. FMADD/FMSUB signals Invalid for infinity * 0. CTCMSA/CFCMSA signal Coprocessor 0 Unusable exception for privileged MSA control registers MSA instruction can not be executed when FPU is usable and operates with floating-point registers in 32-bit mode. FTQ signals the Overflow exception for out of range numeric operands.
1.02	March 4, 2013	 Reset state for MSAEn bit and MSA Access, Save, Modify and Request control registers is zero. Added new instructions: INSVE, FRCP, and FRSQRT instructions. Specified new flush to zero control bits. Clarified the effects of changing FR from 0 to 1 and from 1 to 0.
1.03	March 8, 2013	Specified the effect of FPR high read/write operations on the vector registers.Removed unused VECS5 instruction format.
1.04	May 31, 2013	 Fixed NX mode description to specify that the output is always a signaling NaN value for any floating-point exception detected when NX is set. Clarified address calculation for load/store instructions with no alignment restrictions. Flush to zero is controlled with one bit (FS) for both subnormal input operands and tiny non-zero results. Clarified subnormal input operands flush to zero in compare instructions. FPR registers are UNPREDICTABLE after changing FR from 0 to 1 and from 1 to 0. Explicit MIPS Architecture Release 5 and FPU NAN2008/ABS2008 requirements. Renamed INSV to INSERT, SUBSS_U to SUBSUU_S, and SUBUS_S to SUBSUS_U. New instructions (FTRUNC_S, FTRUNC_U) for floating-point to integer truncation. New instructions for shift right with rounding (SRAR, SRARI. SRLR, SRLRI) and horizontal add/sub (HADD_S, HADD_U, HSUB_S, HSUB_U). Eliminated redundant floating point compare instructions FCGT, FSGT, FCGE, FSGE. New floating point compare instructions (FCAF, FSAF, FCUEQ, FSUEQ, FCULT, FSULT, FCULE, FSULE, FSUN, FCOR, FSOR, FCUNE, FSUNE). Opcode changes for FCNE, FSNE, MUL_Q, MULR_Q, MADD_Q, MADDR_Q, MSUB_Q, MSUBR_Q. Defined floating-point registers access in the context of vector registers partitioning. Load/store pseudocode update.
Revision	Date	Description
----------	-------------------	--
1.05	June 21, 2013	 Template update to change MIPS logo and legal text to Imagination. Flush to zero (FS) does not apply to 16-bit float data used by format conversion instructions FEXDO, FEXUPL, and FEXUPR and to non arithmetic instruction FCLASS. Load/store instructions are atomic at the element level and do not guarantee any ordering among elements. Defined reserved fields as R0: read as zero and must be written as zero. Clarified SLD/SLDI register layout and data format. FRCP and FRSQRT clarifications regarding Underflow, Overflow, and Inexact signaling.
1.06	August 6, 2013	 Missing immediate instructions and FMSUB added to the Instruction Set Summary. Explicitly defined i8 immediates as 8-bit values where the sign is not relevant. Typos fixed for source and destination registers in VSHF.W and COPY_S/U pseudocode. COPY_S/U.D and INSERT.D are MIPS64 instructions. Updated ELM Instruction Format table accordingly. Added "ordered" text to the ordered floating-point compare instructions. Typo fixed in mulx_s/u pseudocode for bit selection. Changed MSA MIPS32 AFP document class to 2B. The default value for Underflow is the rounded result based on the rounding mode. Approximate reciprocal instructions FRCP and FRSQRT signal Inexact only for finite numerical operands.
1.07	October 2, 2013	 Typo fixed in MSACSR Flags update pseudocode. Specified CTCMSA/CFCMSA reserved control registers behavior. Removed indexed load/store LDX/STX instructions. Introduced base architecture left-shift add LSA instruction. LDI opcode changed. Load/store offsets are 10-bit values in data format units. Branch offsets are 16 bits. Added signaling to quiet NaN conversion rules. Corrections for fixed point multiply add/sub and signed-to-unsigned saturation pseudocode. Deleted the superfluous text for multiply add/sub NaN propagation as this case is no exception from the general left-to-right rule.
1.09	December 20, 2013	 Fixed some typos in the instruction formats. Explicit referenced IEEE 2008 maxNum/maxNumMag and minNum/minNumMag in FMAX/FMAX_A and FMIN/FMIN_A. Typos fixed in FEXUPL description and FMAX_A pseudocode. FCLASS pseudocode typo fixed. FTQ signals both the Overflow and Inexact for values outside the range.
1.10	February 7, 2014	 Expanded the text describing the NaN propagation rules. LD/ST descriptions show s10 offsets. Specified the flush-to-zero exception signaling for approximate reciprocal instructions. Reciprocal instructions FRCP and FRSQRT comply with the IEEE rules.
1.11	April 8, 2014	 Higher vector register bits are UNPREDICTABLE after writing scalar float- ing-point values. Reserved MSA opcodes generate MSA Disabled exception. Specified that the assembler syntax for the LD/ST offset is in bytes. Neither the base address nor the calculated effective LD/ST address have any alignment restrictions.
1.12	February 3, 2016	 COPY_U.W removed from MSA32. Replaced u2 with sa in the LSA description. Load/store atomicity is guaranteed only if the address is element aligned. Fixed FFQL/FFQR scaling typo.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12